

# AS5510

## Linear Hall Sensor with I<sup>2</sup>C Output

### 1 General Description

The AS5510 is a linear Hall sensor with 10 bit resolution and I<sup>2</sup>C interface. It can measure absolute position of lateral movement of a simple 2-pole magnet. Depending on the magnet size, a lateral stroke of 0.5–2mm can be measured with air gaps around 1.0mm. To conserve power, the AS5510 may be switched to a power down state when it is not used. It is available in a WLCSP package and qualified for an ambient temperature range from -30°C to +85°C.

Figure 1. Linear Position Sensor with AS5510 + Magnet





Figure 2. Block Diagram



### 2 Key Features

- 10bit resolution
- I<sup>2</sup>C Interface
- Power down mode
- Programmable sensitivity

### 3 Applications

The AS5510 is ideal for:

- Position sensing
- Servo drive feedback
- Camera lens control
- Closed loop position control.




## Contents

1	General Description .....	1
2	Key Features.....	1
3	Applications.....	1
4	Pin Assignments .....	3
4.1	Pin Descriptions.....	3
5	Absolute Maximum Ratings .....	4
6	Electrical Characteristics.....	5
6.1	DC Characteristics for Digital Inputs and Outputs.....	5
6.1.1	CMOS Input: ADR .....	5
6.1.2	CMOS I <sup>2</sup> C: SDA, SCL.....	5
6.2	Electrical and Magnetic Specifications .....	6
7	Detailed Description.....	7
7.1	Typical Application.....	7
7.2	I <sup>2</sup> C Interface.....	7
7.2.1	I <sup>2</sup> C Interface Data .....	8
7.3	I <sup>2</sup> C Modes.....	9
7.4	SDA, SCL Input Filters .....	12
7.5	Register Map and Description .....	12
8	Package Drawings and Markings .....	14
8.1	Chip Scale Package 1.4 x 1.1mm .....	14
8.2	Package Dimensions.....	14
8.3	Recommended Footprint.....	15
9	Ordering Information.....	17



## 4 Pin Assignments

Figure 3. Pin Configuration of AS5510 (Top view)



**Note:** The AS5510 is available in a 6-pin Chip Scale Package with a ball pitch of 400µm.

### 4.1 Pin Descriptions

Table 1. Pin Description

Pin Name	Pin Number	Pin Type	Description
VSS	A1	Supply pin	Negative supply pin, analog and digital ground
ADR	A2	Digital input	I <sup>2</sup> C address selection pin Connect to either VSS (56h) or VDD (57h)
VDD	A3	Supply pin	Positive supply pin. A capacitor of 100nF should be connected to this pin and VSS
SDA	B1	Digital input / Digital output open drain	I <sup>2</sup> C data I/O, 20mA driving capability
SCL	B2	Digital input	I <sup>2</sup> C clock
Test	B3	Digital input/output	Test pin, must be connected to VSS during operation



## 5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 5](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
DC supply voltage at pin VDD	-0.3	5	V	
Input pin voltage	-0.3	VDD +0.3	V	
Input current (latchup immunity)	-100	100	mA	Norm: JEDEC 78
Electrostatic discharge		±2	kV	Norm: MIL 883 E method 3015
Storage temperature	-55	+125	°C	
Body temperature (Lead-free package)	T <sub>Body</sub>	+260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".
Humidity non-condensing	5	85	%	
Moisture Sensitive Level		1		Represents a max. floor life time of unlimited



## 6 Electrical Characteristics

Table 3. Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units
VDD	Supply voltage at pin VDD		2.5	3	3.6	V
I <sub>supp</sub>	Supply current	@ 25 °C ambient temperature		3.5		mA
I <sub>pd</sub>	Power down current			25		μA
T <sub>amb</sub>	Ambient temperature		-3.0		85	°C

### 6.1 DC Characteristics for Digital Inputs and Outputs

#### 6.1.1 CMOS Input: ADR

Table 4. Electrical Characteristics ADR Input

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IH</sub>	High level input voltage		0.7 * VDD		VDD	V
V <sub>IL</sub>	Low level input voltage		0		0.3 * VDD	V
I <sub>LEAK</sub> I <sub>IL</sub>	Input leakage current		-1		1	μA

**Note:** Operating conditions: T<sub>amb</sub> = -30 to +85°C, VDD = 2.5 to 3.6V (3V operation) unless otherwise noted.

#### 6.1.2 CMOS I<sup>2</sup>C: SDA, SCL

Table 5. Electrical Characteristics I<sup>2</sup>C

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IL</sub>	LOW-level input voltage		-0.5		0.3 * VDD	V
V <sub>IH</sub>	HIGH-level input voltage		0.7 * VDD		VDD +0.5V	V
V <sub>hys</sub>	Hysteresis of Schmitt Trigger inputs	VDD > 2.5V	0.05 * VDD			V
V <sub>OL</sub>	LOW-level output voltage (open-drain or open-collector) at 3mA sink current	VDD > 2.5V			0.4V	V
I <sub>OL</sub>	LOW-level output current	VOL = 0.4V	20			mA
t <sub>of</sub>	Output fall time from V <sub>IHmax</sub> to V <sub>ILmax</sub>				120 <sup>1</sup>	ns
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter				50 <sup>2</sup>	ns
I <sub>i</sub>	Input current at each I/O pin		-10		+10 <sup>3</sup>	μA
C <sub>B</sub>	Total capacitive load for each bus line				550	pF
C <sub>I/O</sub>	I/O capacitance (SDA, SCL) <sup>4</sup>				10	pF

1. In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used this has to be considered for bus timing.
2. Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.
3. I/O pins of Fast-mode and Fast-mode plus devices must not obstruct the SDA and SCL lines if VDD is switched off.
4. Special purpose devices such as multiplexers and switches may exceed this capacitance due to the fact that they connect multiple paths together.

**Note:** Operating conditions: T<sub>amb</sub> = -30 to +85°C, VDD = 2.5 to 3.6V (3V operation) unless otherwise noted.



## 6.2 Electrical and Magnetic Specifications

Table 6. Electrical and Magnetic Specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RES	Resolution			10		bit
Bin	Magnetic Input Range	Default Setting		±50		mT
		Configurable via I <sup>2</sup> C or factory trimming option		±25		mT
				±12.5		mT
				±18.75		mT
Offset <sub>inp</sub>	Input related offset <sup>1</sup>			0.45	mT	
	Linearity error <sup>2</sup>			3	%	
t <sub>PwrUp</sub>	Initial Power up time from cold start <sup>3</sup>	This time is needed for the first power-up of the device until the offset compensation is finished; Includes readout of the PPRM fuses			1.5	ms
t <sub>PwrOn</sub>	Power-on time <sup>4</sup>	Time after switching from power-down mode into active mode until the offset compensation is finished		250		µs
<b>Fast Mode (default setting)</b>						
f <sub>S</sub>	ADC sampling frequency	After offset compensation finished			50	KHz
t <sub>delay</sub>	System propagation delay				20	µs
Noise <sub>inp</sub>	Input related noise <sup>5</sup>	Equivalent to 8 * rms			0.8	mTpp
<b>Slow mode (I<sup>2</sup>C command option)</b>						
f <sub>S</sub>	ADC sampling frequency	After offset compensation finished			12.5	KHz
t <sub>delay</sub>	System propagation delay				50	µs
Noise <sub>inp</sub>	Input related noise <sup>6</sup>	Equivalent to 8 * rms			0.5	mTpp

1. Offset<sub>inp</sub> = 0.35mT residual offset + 0.1mT earth magnetic field.

2. Linearity error=

$$lin\_error = 1 - \left( \frac{adc\_out(maxB) - adc\_out(zeroB)}{2 \times \left( adc\_out\left(\frac{maxB}{2}\right) - adc\_out(zeroB) \right)} \right) \times 100$$

3. This time is needed for the first power-up of the device until the offset compensation is finished; Includes readout of the PPRM fuses; It depends on the sensitivity setting.

4. Time after switching from power-down mode into active mode until the offset compensation is finished.


5. Input related Noise (Noise<sub>inp</sub>) is the repeatability of the measurement.



## 7 Detailed Description

### 7.1 Typical Application

Figure 4. Typical Application



### 7.2 I<sup>2</sup>C Interface

The AS5510 includes an I<sup>2</sup>C slave according to the NXP specification UM10204.

- 7-bit slave address **101011x**, the last address bit x is set by the ADR pin (0 or 1)
- Random/Sequential Read
- Byte/Page Write
- Fast-mode plus with 20mA SDA drive strength
- Internal hold time of 120ns for SDA signal is included (Start/Stop detection)

Not implemented:

- 10-bit Slave Address
- Clock Stretching
- General Call Address
- General Call – Software Reset
- Read of Device ID



The communication from the AS5510 includes:

- Reading the magnetic field strength in 10-bit data
- Reading the status bits

**Note:** The I<sup>2</sup>C address of the chip is selected by hardware (pin ADR). Depending on the state of this pin, the I<sup>2</sup>C address is either

Pin ADR = LOW → I<sup>2</sup>C address = 1010110b(56h)

Pin ADR = HIGH → I<sup>2</sup>C address = 1010111b(57h)

## 7.2.1 I<sup>2</sup>C Interface Data


Table 7. I<sup>2</sup>C Timings

Symbol	Parameter	Conditions	Min	Typ	Max	Units
f <sub>SCLK</sub>	SCL clock frequency				1	MHz
t <sub>BUF</sub>	Bus free time; time between STOP and START condition		0.5			μs
t <sub>HD.STA</sub>	Hold time; (repeated) START condition <sup>1</sup>		0.26			μs
t <sub>LOW</sub>	LOW period of SCL clock		0.5			μs
t <sub>HIGH</sub>	HIGH period of SCL clock		0.26			μs
t <sub>SU.STA</sub>	Setup time for a repeated START condition		0.26			μs
t <sub>HD.DAT</sub>	Data hold time <sup>2</sup>				0.45	μs
t <sub>SU.DAT</sub>	Data setup time <sup>3</sup>		50			ns
t <sub>R</sub>	Rise time of SDA and SCL signals				120	ns
t <sub>F</sub>	Fall time of SDA and SCL signals				120 <sup>4</sup>	ns
t <sub>SU.STO</sub>	Setup time for STOP condition		0.26			μs

1. After this time the first clock is generated
2. A device must internally provide a hold time of at least 120ns (Fast-mode Plus) for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL) to bridge the undefined region of the falling edge of SCL.
3. A fast-mode device can be used in standard-mode system, but the requirement t<sub>SU.DAT</sub> = 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>Rmax</sub> + T<sub>SU.DAT</sub> = 1000 + 250 = 1250ns before the SCL line is released.
4. In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used this has to be considered for bus timing.

**Note:** Operating conditions T<sub>amb</sub> = -30 to +85°C, VDD=2.5 to 3.6V (3V operation) unless otherwise noted.



Figure 5. I<sup>2</sup>C Timing Diagram

### 7.3 I<sup>2</sup>C Modes

The AS5510 supports the I<sup>2</sup>C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access and generates the START and STOP conditions must control the bus. The AS5510 operates as a slave on the I<sup>2</sup>C bus. Within the bus specifications a standard mode (100 kHz maximum clock rate) a fast mode (400 kHz maximum clock rate) and fast mode plus (1MHz maximum clock rate) are defined. The AS5510 works in all three modes. Connections to the bus are made through the open-drain I/O lines SDA and the input SCL. Clock stretching is not included.

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as start or stop signals.

Accordingly, the following bus conditions have been defined:

**Bus Not Busy.** Both data and clock lines remain HIGH.

**Start Data Transfer.** A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.


**Stop Data Transfer.** A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

**Data Valid.** The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

**Acknowledge.** Each receiving device, when addressed, is obliged to generate an acknowledge bit after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of READ access to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.



Figure 6. Data Read (Write Pointer, Then Read) - Slave Receive and Transmit



Depending upon the state of the R/W bit, two types of data transfer are possible:

**Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address, followed by R/W = 0. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. If the slave does not understand the command or data it sends a “not acknowledge”. Data is transferred with the most significant bit (MSB) first.

**Data transfer from a slave transmitter to a master receiver.** The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a “not acknowledge” is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.


The AS5510 can operate in the following two modes:

**Slave Receiver Mode (Write Mode).** Serial data and clock are received through SDA and SCL. Each byte is followed by an acknowledge bit (or by a not acknowledge depending on the address-pointer pointing to a valid position). START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (see Figure 7). The slave address byte is the first byte received after the START condition. The slave address byte contains the 7-bit AS5510 address. The 7-bit slave address is followed by the direction bit (R/W), which, for a write, is 0. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA. After the AS5510 acknowledges the slave address + write bit, the master transmits a register address to the AS5510. This sets the address pointer on the AS5510. If the address is a valid readable address the AS5510 answers by sending an acknowledge. If the address-pointer points to an invalid position a “not acknowledge” is sent. The master may then transmit zero or more bytes of data. In case of the address pointer pointing to an invalid address the received data are not stored. The address pointer will increment after each byte transferred independent from the address being valid. If the address-pointer reaches a valid position again, the AS5510 answers with an acknowledge and stores the data. The master generates a STOP condition to terminate the data write.





Figure 9. Data Read (Write Pointer, Then Read) - Slave Receive and Transmit



**Automatic increment of address pointer.** The AS5510 slave automatically increments the address pointer after each byte transferred. The increase of the address pointer is independent from the address being valid or not.

**Invalid Addresses.** If the user sets the address pointer to an invalid address, the address byte is not acknowledged. Nevertheless a read or write cycle is possible. The address pointer is increased after each byte.

**Reading.** When reading from a wrong address, the AS5510 slave returns all zero. The address pointer is increased after each byte. Sequential read over the whole address range is possible including address overflow.

**Write.** A write to a wrong address is not acknowledged by the AS5510 slave, although the address pointer is increased. When the address pointer points to a valid address again, a successful write accessed is acknowledged. Page write over the whole address range is possible including address overflow.

## 7.4 SDA, SCL Input Filters

Input filters for SDA and SCL inputs are included to suppress noise spikes of less than 50ns. Furthermore the SDA line is delayed by 120ns to provide an internal hold time for Start/Stop detection to bridge the undefined region of the falling edge of SCL. The delay needs to be smaller than  $t_{HD,STA}$  260ns. For Standard-mode and Fast-mode an internal hold time of 300ns is required, which is not covered by the AS5510 slave.

## 7.5 Register Map and Description

Table 8. Register Map

Register Address	Bit								Access Type
	7	6	5	4	3	2	1	0	
00h	D7	D6	D5	D4	D3	D2	D1	D0	R
01h					OCF	Parity (even)	D9	D8	R
02h						Fast(0) Slow mode (1)	Polarity(0)	PD(0)	R/W
03h	Offs7	Offs6	Offs5	Offs4	Offs3	Offs2	Offs1	Offs0	R/W
04h							Offs9	Offs8	R/W
05h	Reserved for factory testing								R/W
06h									
07h									
0Bh							Sens 1	Sens 0	R/W



Table 9. Register Description


Register Address	Name	Description
00h, 01h	D9 to D0	10 Bit ADC output value that corresponds to the magnetic field input
01h	Parity	Even parity bit calculated from D9 to D0
01h	OCF	Offset compensation loop status 0 = Offset compensation loop in use 1 = Offset compensation loop has finished
02h	PD	Power down mode 0 = Normal operation (Default) 1 = Power Down mode.
02h	Polarity	Output signal polarity 0 = Normal polarity (Default) 1 = Reversed polarity (reversed magnet)
02h	Fast / Slow mode	0 = Fast mode (Default) 1 = Slow mode. Enables averaging of the output values (reduced noise, better repeatability slower sampling frequency. See Section 6.2
03h, 04h	Offs9 to Offs0	10 Bit value of the offset compensation. This register is factory trimmed
05h, 06h, 07h	Test	These registers are reserved for factory testing
0Bh	Sensitivity	Sensitivity setting 0h = Input range $\pm 50\text{mT}$ $\rightarrow$ Sensitivity = $97.66\mu\text{T/LSB}$ (Default) 1h = Input range $\pm 25\text{mT}$ $\rightarrow$ Sensitivity = $48.83\mu\text{T/LSB}$ 2h = Input range $\pm 12.5\text{mT}$ $\rightarrow$ Sensitivity = $24.41\mu\text{T/LSB}$ 3h = Input range $\pm 18.75\text{mT}$ $\rightarrow$ Sensitivity = $36.62\mu\text{T/LSB}$



## 8 Package Drawings and Markings


### 8.1 Chip Scale Package 1.4 x 1.1mm

Figure 10. 6-Pin WL-CSP 1.4 x 1.1mm



### 8.2 Package Dimensions


Figure 11. Package Dimensions





### 8.3 Recommended Footprint

Figure 12. Recommended Footprint





## Revision History

Revision	Date	Owner	Description
0.1	27 Jan, 2012	rph	Initial revision

**Note:** Typos may not be explicitly mentioned under revision history.





## 9 Ordering Information

The devices are available as the standard products shown in [Table 10](#).

*Table 10. Ordering Information*

Model	Description	Delivery Form	Package
AS5510 DWLT	Linear Hall Sensor	Tape & Reel	6pin WL-CSP 1.4 x 1.1mm

D.....Temperature Range: -30°C to +85°C

WL...Package: WL-CSP Wafer Level - Chip Scale Package

T.....Delivery Form: Tape & Reel

**Note:** All products are RoHS compliant and ams green.  
Buy our products or get free samples online at [www.ams.com/ICdirect](http://www.ams.com/ICdirect)

Technical Support is available at [www.ams.com/Technical-Support](http://www.ams.com/Technical-Support)

For further information and requests, email us at [sales@ams.com](mailto:sales@ams.com)  
(or) find your local distributor at [www.ams.com/distributor](http://www.ams.com/distributor)



## Copyrights

Copyright © 1997-2012, ams AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by ams AG is believed to be correct and accurate. However, ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.



## Contact Information

### Headquarters

ams AG  
Tobelbaderstrasse 30  
A-8141 Unterpremstaetten, Austria

Tel : +43 (0) 3136 500 0  
Fax : +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.ams.com/contact>