

**N - CHANNEL ENHANCEMENT MODE  
POWER MOS TRANSISTORS**



TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP491	60 V	0.033 Ω	40 A
SGSP492	50 V	0.033 Ω	40 A

- HIGH SPEED SWITCHING APPLICATIONS
- 50 - 60 VOLTS FOR INVERTER AND UPS
- HIGH CURRENT - V<sub>DS(on)</sub> ≤ 1V at 20A
- RATED FOR UNCLAMPED INDUCTIVE SWITCHING (ENERGY TEST) ♦
- EASY DRIVE - REDUCED SIZE AND COST

**INDUSTRIAL APPLICATIONS:**

- DC/DC CONVERTERS
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications such as DC/DC converters, UPS, inverters, battery changers and solar power converters.


**TO-218**
**INTERNAL SCHEMATIC  
DIAGRAM**

**ABSOLUTE MAXIMUM RATINGS**

		SGSP491	SGSP492	
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	60	50	V
V <sub>DGR</sub>	Drain-gate voltage (R <sub>GS</sub> = 20 KΩ)	60	50	V
V <sub>GS</sub>	Gate-source voltage		±20	V
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 25°C	40	40	A
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	25	25	A
I <sub>DM</sub> (*)	Drain current (pulsed)	160	160	A
P <sub>tot</sub>	Total dissipation at T <sub>c</sub> < 25°C	150	150	W
	Derating factor	1.2		W/°C
T <sub>stg</sub>	Storage temperature		- 65 to 150	°C
T <sub>j</sub>	Max. operating junction temperature		150	°C

(\*) Pulse width limited by safe operating area

♦ Introduced in 1988 week 44

## THERMAL DATA

$R_{thj \text{- case}}$	Thermal resistance junction-case	max	0.83	$^{\circ}\text{C/W}$
$T_L$	Maximum lead temperature for soldering purpose		275	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_{\text{case}} = 25^{\circ}\text{C}$  unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

## OFF

$V_{(\text{BR}) \text{ DSS}}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}$ for SGSP491 for SGSP492	$V_{GS} = 0$	60			$\text{V}$
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$	$T_c = 125^{\circ}\text{C}$			250 1000	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20 \text{ V}$				$\pm 100$	nA

## ON (\*)

$V_{GS \text{ (th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu\text{A}$	2		4	$\text{V}$
$R_{DS \text{ (on)}}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$ $V_{GS} = 10 \text{ V}$	$I_D = 20 \text{ A}$ $I_D = 20 \text{ A}$			33 66	$\text{m}\Omega$ $\text{m}\Omega$

## ENERGY TEST

$I_{UIS}$	Unclamped inductive switching current (single pulse)	$V_{DD} = 30 \text{ V}$ starting $T_i = 25^{\circ}\text{C}$	$L = 100 \mu\text{H}$	40			A
-----------	--	--	-----------------------	----	--	--	---

## DYNAMIC

$g_{fs}$	Forward transconductance	$V_{DS} = 25 \text{ V}$	$I_D = 20 \text{ A}$	10			mho
$C_{iss}$ $C_{oss}$ $C_{rss}$	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$	$f = 1 \text{ MHz}$		1900 1500 850	2800 1500 850	pF pF pF

## SWITCHING

$t_d \text{ (on)}$	Turn-on time	$V_{DD} = 25 \text{ V}$	$I_D = 20 \text{ A}$	35	45	ns
$t_r$	Rise time	$V_i = 10 \text{ V}$	$R_i = 4.7 \Omega$	110	145	ns
$t_d \text{ (off)}$	Turn-off delay time	(see test circuit)		90	120	ns
$t_f$	Fall time			55	70	ns

## ELECTRICAL CHARACTERISTICS (Continued)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------


## SOURCE DRAIN DIODE

$I_{SD}$	Source-drain current			40	A	
$I_{SDM} \text{ (*)}$	Source-drain current (pulsed)			160	A	
$V_{SD}$	Forward on voltage	$I_{SD} = 40 \text{ A}$	$V_{GS} = 0$		1.4	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 40 \text{ A}$	$V_{GS} = 0$	140		ns


(\*) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

(°) Pulse width limited by safe operating area


## Safe operating areas




## Thermal impedance




## Derating curve




## Output characteristics




## Output characteristics




## Transfer characteristics




## Transconductance




## Static drain-source on resistance




## Gate charge vs gate-source voltage




## Capacitance variation




## Normalized gate threshold voltage vs temperature




## Normalized breakdown voltage vs temperature




## Normalized on resistance vs temperature




## Source-drain diode forward characteristics




## Switching times test circuit for resistive load



## Switching time waveforms for resistive load




## Unclamped inductive load test circuit




$V_i = 12 \text{ V}$  - Pulse width: adjusted to obtain specified  $I_{DM}$

## Unclamped inductive waveforms



## Gate charge test circuit



PW adjusted to obtain required  $V_G$

Body-drain diode  $t_{rr}$  measurement  
Jedec test circuit