

N - CHANNEL ENHANCEMENT MODE  
 POWER MOS TRANSISTORS


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
SGSP481	60 V	0.06 Ω	30 A
SGSP482	50 V	0.06 Ω	30 A

- HIGH SPEED SWITCHING APPLICATIONS
- 60 VOLTS - DC/DC AND UPS APPLICATIONS
- ULTRA FAST SWITCHING
- EASY DRIVE FOR REDUCED COST AND SIZE


**INDUSTRIAL APPLICATIONS:**

- DC/DC CONVERTERS AND UPS
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistors. Easy drive and very fast switching times make these POWER MOS transistors ideal for high speed switching applications. Typical uses include UPS, battery chargers, printer mechanism drives and motor speed control.



TO-218

 INTERNAL SCHEMATIC  
 DIAGRAM

**ABSOLUTE MAXIMUM RATINGS**

		SGSP481	SGSP482
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	60	50
V <sub>DGR</sub>	Drain-gate voltage (R <sub>GS</sub> = 20 KΩ)	60	50
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 25°C	30	A
I <sub>D</sub>	Drain current (cont.) at T <sub>c</sub> = 100°C	19	A
I <sub>DM</sub> (*)	Drain current (pulsed)	120	A
I <sub>DLM</sub> (*)	Drain inductive current, clamped	120	A
P <sub>tot</sub>	Total dissipation at T <sub>c</sub> < 25°C	125	W
	Derating factor	1	W/°C
T <sub>stg</sub>	Storage temperature	- 65 to 150	°C
T <sub>j</sub>	Max. operating junction temperature	150	°C

(\*) Pulse width limited by safe operating area

## THERMAL DATA

$R_{thj \text{ - case}}$	Thermal resistance junction-case	max	1	$^{\circ}\text{C}/\text{W}$
$T_L$	Maximum lead temperature for soldering purpose		275	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS ( $T_{\text{case}} = 25^{\circ}\text{C}$  unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

## OFF

$V_{(\text{BR}) \text{ DSS}}$	Drain-source breakdown voltage for SGSP481 for SGSP482	$I_D = 250 \mu\text{A}$ $V_{GS} = 0$	60			$\text{V}$
50						$\text{V}$
$I_{\text{DSS}}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8 \quad T_c = 125^{\circ}\text{C}$		250	$\mu\text{A}$	$\mu\text{A}$
			1000			
$I_{\text{GSS}}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20 \text{ V}$		$\pm 100$	nA	

## ON (\*)

$V_{GS \text{ (th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu\text{A}$	2		4	$\text{V}$
$R_{DS \text{ (on)}}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$ $I_D = 15 \text{ A}$ $V_{GS} = 10 \text{ V}$ $I_D = 15 \text{ A}$ $T_c = 100^{\circ}\text{C}$			0.06	0.12	$\Omega$

## DYNAMIC

$g_{fs}$	Forward transconductance	$V_{DS} = 25 \text{ V}$	$I_D = 15 \text{ A}$	5			mho
$C_{iss}$ $C_{oss}$ $C_{rss}$	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$	$f = 1 \text{ MHz}$	1100	1400	pF	
				800	400	pF	

## SWITCHING

$t_d \text{ (on)}$	Turn-on time	$V_{DD} = 25 \text{ V}$	$I_D = 15 \text{ A}$	25	35	ns
$t_r$	Rise time	$V_i = 10 \text{ V}$	$R_i = 4.7 \Omega$	75	100	ns
$t_d \text{ (off)}$	Turn-off delay time		(see test circuit)	50	65	ns
$t_f$	Fall time			40	55	ns

## ELECTRICAL CHARACTERISTICS (Continued)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------


## SOURCE DRAIN DIODE

$I_{SD}$	Source-drain current			30	A
$I_{SDM} (*)$	Source-drain current (pulsed)			120	A
$V_{SD}$	Forward on voltage	$I_{SD} = 30 \text{ A}$	$V_{GS} = 0$	1.4	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 30 \text{ A}$	$V_{GS} = 0$	125	ns


(\*) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

(\*) Pulse width limited by safe operating area


Safe operating areas




Thermal impedance




Derating curve




Output characteristics




Output characteristics




Transfer characteristics




## Transconductance




## Static drain-source on resistance




## Gate charge vs gate-source voltage




## Capacitance variation




## Normalized gate threshold voltage vs temperature




## Normalized breakdown voltage vs temperature




## Normalized on resistance vs temperature




## Source-drain diode forward characteristics




Switching times test circuit for resistive load



Switching time waveforms for resistive load




Clamped inductive load test circuit




$V_i = 12 \text{ V}$  - Pulse width: adjusted to obtain specified  $I_{DM}$ .  $V_{\text{clamp}} = 0.75 V_{(\text{BR}) \text{ DSS}}$ .

Clamped inductive waveforms



Gate charge test circuit



PW adjusted to obtain required  $V_G$

Body-drain diode  $t_{rr}$  measurement  
Jedec test circuit