


Features

- Diffused Junction
- Low Forward Voltage Drop
- High Current Capability
- High Reliability
- High Surge Current Capability



Mechanical Data

- Case: Molded Plastic
- Terminals: Plated Leads Solderable per MIL-STD-202, Method 208
- Polarity: Cathode Band
- Weight: 1.2 grams (approx.)
- Mounting Position: Any
- Marking: Type Number
- Epoxy: UL 94V-O rate flame retardant

DO-201AD		
Dim	Min	Max
A	25.4	—
B	8.50	9.50
C	1.20	1.30
D	5.0	5.60

All Dimensions in mm

Maximum Ratings and Electrical Characteristics @ $T_A=25^\circ\text{C}$ unless otherwise specified

Single Phase, half wave, 60Hz, resistive or inductive load.

For capacitive load, derate current by 20%.

Characteristic	Symbol	SF61	SF62	SF63	SF64	SF65	SF66	Unit
Peak Repetitive Reverse Voltage	V _{RRM}							
Working Peak Reverse Voltage	V _{RWM}							
DC Blocking Voltage	V _R	50	100	150	200	300	400	V
RMS Reverse Voltage	V _{R(RMS)}	35	70	105	140	210	280	V
Average Rectified Output Current (Note 1)	I _O				6.0			A
Non-Repetitive Peak Forward Surge Current 8.3ms Single half sine-wave superimposed on rated load (JEDEC Method)	I _{FSM}				150			A
Forward Voltage @ I _F = 6.0A	V _{FM}			0.975		1.3		V
Peak Reverse Current @ T _A = 25°C At Rated DC Blocking Voltage @ T _A = 100°C	I _{RM}			5.0	100			µA
Reverse Recovery Time (Note 2)	t _{rr}			35				nS
Typical Junction Capacitance (Note 3)	C _j		120		60			pF
Operating Temperature Range	T _j			-65 to +125				°C
Storage Temperature Range	T _{STG}			-65 to +150				°C

*Glass passivated forms are available upon request

Note: 1. Leads maintained at ambient temperature at a distance of 9.5mm from the case

2. Measured with IF = 0.5A, IR = 1.0A, IRR = 0.25A. See figure 5.

3. Measured at 1.0 MHz and applied reverse voltage of 4.0V D.C.




Fig. 1 Forward Current Derating Curve




Fig. 2 Typical Forward Characteristics




Fig. 3 Peak Forward Surge Current




Fig. 4 Typical Junction Capacitance





Fig. 5 Reverse Recovery Time Characteristic and Test Circuit