

MOS INTEGRATED CIRCUIT

μ PD17103L, 17103L(A)

4 BIT SINGLE-CHIP MICROCONTROLLER

The μ PD17103L and μ PD17103L(A) are tiny microcontrollers consisting of 1K-byte (512 \times 16 bits) ROM, 16 \times 4 bit RAM, and 11 input/output ports.

Since these microcontrollers can operate at a low voltage of 1.8 V or more, they can be used for wide variety of products powered by one lithium battery or two dry cells.

The 17K architecture, which uses general registers to directly manipulate data memory, is employed for effective programming. Every instruction is 1 word long, consisting of 16 bits.

FEATURES

- Program memory (ROM) : 1K bytes (512 \times 16 bits)
- Data memory (RAM) : 16 \times 4 bits
- Input/output ports : 11 ports (including three N-ch open-drain outputs)
- Instruction execution time : 8 μ s (at 2 MHz)
- Number of instructions : 24 (Each instruction is 1 word long.)
- Stack level : 1
- A standby function (with the STOP and HALT instructions)
- Data memory can retain data on low voltage (1.5 V at minimum).
- An oscillator for the system clock (for ceramic resonator)
- Operating supply voltage: 1.8 to 3.6 V (at 2 MHz)

APPLICATIONS

μ PD17103L : Controlling electric appliances or toys

μ PD17103L(A) : Electronic units for automobiles, and suchlike

ORDERING INFORMATION

Part number	Package	Quality grade	
μ PD17103LCX-xxx	16-pin plastic DIP (300 mil)	Standard	
μ PD17103LGS-xxx	16-pin plastic SOP (300 mil)	Standard	
μ PD17103LCX(A)-xxx	16-pin plastic DIP (300 mil)	Special	★
μ PD17103LGS(A)-xxx	16-pin plastic SOP (300 mil)	Special	★

Remark xxx : ROM code number

The only difference between the μ PD17103L and μ PD17103L(A) is the quality grade. Only the μ PD17103L is described in this manual. The description is also applicable to the μ PD17103L(A), however.


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.


PIN CONFIGURATION (TOP VIEW)

16-pin plastic DIP

16-pin plastic SOP



BLOCK DIAGRAM



PINS

Pin functions

• Port pins

Pin	I/O	Function	Reset
P0B ₀ /RLS _{HALT}	I/O	For releasing the HALT mode	<ul style="list-style-type: none"> Open-drain: High impedance (input mode) With pull-up resistor selected: High Level (input mode)
P0B ₁ /RLS _{STOP}		For releasing the STOP mode	
P0B ₂		<ul style="list-style-type: none"> N-ch open-drain 4-bit I/O port (port 0B) A built-in pull-up resistor can be connected with a mask option bit by bit. This open-drain port has a withstand voltage of 9 V. 	
P0C ₀ -P0C ₃	I/O	CMOS (push-pull) 4-bit I/O port (port 0C)	High impedance (input mode)
P0D ₀ -P0D ₃	I/O	CMOS (push-pull) 4-bit I/O port (port 0D)	High impedance (input mode)

• Non-port pins


Pin	I/O	Function
$\overline{\text{RESET}}$	Input	<ul style="list-style-type: none"> System reset input pin A built-in pull-up resistor can be connected with a mask option.
V _{DD}	–	Positive power supply pin
GND	–	GND pin
X _{IN} , X _{OUT}	–	Pins to be connected to the system clock resonator

I/O: Input/output


Equivalent input/output circuits

Below are simplified diagrams of the equivalent input/output circuits.


(1) P0C and P0D




(2) P0B0 and P0B1



(3) P0B₂



(4) $\overline{\text{RESET}}$



★ HANDLING UNUSED PINS

Connect unused pins as follows:

Pin			Handling
Input mode	P0C, P0D		To be connected to the V_{DD} pin through a pull-up resistor or to be connected to the GND pin through a pull-down resistor ^{Note}
	P0B	When a built-in pull-up resistor is not connected with a mask option	
		When a built-in pull-up resistor is connected with a mask option	Open
Output mode	P0C, P0D (CMOS port)		Open
	P0B (N-ch open-drain port)	When a built-in pull-up resistor is not connected with a mask option	Open (A low-level signal is output.)
		When a built-in pull-up resistor is connected with a mask option	Open (A high-level signal is output.)

Note Use a 47 k Ω resistor for a pull-up/pull-down resistor.

★ NOTES ON USE OF THE $\overline{\text{RESET}}$ PIN



The $\overline{\text{RESET}}$ pin has the test mode selecting function for testing the internal operation of the μ PD17103L (IC test), besides the functions shown in **PINS**.

Applying a voltage exceeding V_{DD} to the $\overline{\text{RESET}}$ pin causes the μ PD17103L to enter the test mode. When noise exceeding V_{DD} comes in during normal operation, the device is switched to the test mode.

For example, if the wiring from the $\overline{\text{RESET}}$ pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

- Connect a diode with low V_F between the pin and V_{DD} .
- Connect a capacitor between the pin and V_{DD} .



CONTENTS

1. PROGRAM COUNTER (PC)	9	
1.1 CONFIGURATION OF THE PROGRAM COUNTER (PC)	9	
1.2 FUNCTIONS OF THE PROGRAM COUNTER (PC)	9	
2. STACK	10	
3. PROGRAM MEMORY (ROM)	11	
4. DATA MEMORY (RAM)	12	
4.1 CONFIGURATION OF THE DATA MEMORY (RAM)	12	
4.1.1 Functions of the General Data Memory	12	
4.1.2 Functions of the General Register	12	
4.1.3 Functions of the Port Register	12	
4.1.4 Functions of the System Register	13	
5. ALU BLOCK	16	★
5.1 ALU BLOCK CONFIGURATION	16	
5.2 FUNCTIONS OF THE ALU BLOCK	16	
5.2.1 Functions of the ALU	16	
5.2.2 Functions of Temporary Registers A and B	20	
5.2.3 Functions of the Status Flip-flop	20	
5.2.4 Performing Operations in 4-Bit Binary	21	
5.2.5 Performing Operations in BCD	21	
5.2.6 Performing Operations in the ALU Block	22	
5.3 ARITHMETIC OPERATIONS (ADDITION AND SUBTRACTION IN 4-BIT BINARY AND BCD)	23	
5.3.1 Addition and Subtraction When CMP = 0 and BCD = 0	23	
5.3.2 Addition and Subtraction When CMP = 1 and BCD = 0	23	
5.3.3 Addition and Subtraction When CMP = 0 and BCD = 1	24	
5.3.4 Addition and Subtraction When CMP = 1 and BCD = 1	24	
5.3.5 Warnings Concerning Use of Arithmetic Operations	25	
5.4 LOGICAL OPERATIONS	25	
5.5 BIT EVALUATIONS	26	
5.5.1 TRUE (1) Bit Evaluation	26	
5.5.2 FALSE (0) Bit Evaluation	27	
5.6 COMPARISON EVALUATIONS	27	
5.6.1 "Equal" Evaluation	28	
5.6.2 "Not Equal" Evaluation	28	
5.6.3 "Greater Than or Equal" Evaluation	29	
5.6.4 "Less Than" Evaluation	29	
5.7 ROTATIONS	30	
5.7.1 Rotation to the Right	30	
5.7.2 Rotation to the Left	31	


6. PORTS	32
6.1 PORT 0B (P0B ₀ /RLSHALT, P0B ₁ /RLSSTOP, P0B ₂)	32
6.2 PORT 0C (P0C ₀ TO P0C ₃)	32
6.3 PORT 0D (P0D ₀ TO P0D ₃)	32
7. STANDBY FUNCTIONS	34
7.1 HALT MODE	34
7.2 STOP MODE	34
7.3 SETTING AND RELEASING THE STANDBY MODES	34
7.4 HARDWARE STATUSES IN STANDBY MODE	35
7.5 TIMING FOR RELEASING THE STANDBY MODES	35
8. RESET FUNCTION	37
8.1 SYSTEM RESET	37
9. RESERVED WORDS USED IN ASSEMBLY LANGUAGE	38
9.1 MASK-OPTION PSEUDO INSTRUCTIONS	38
9.1.1 OPTION and ENDOP Pseudo Instructions	38
9.1.2 Mask-Option Definition Pseudo Instructions	38
9.2 RESERVED SYMBOLS	40
10. INSTRUCTION SET	41
10.1 INSTRUCTION SET LIST	41
10.2 INSTRUCTIONS	42
11. ELECTRICAL CHARACTERISTICS (COMMON TO THE μPD17103L AND μPD17103L(A))	44
12. CHARACTERISTIC CURVES (REFERENCE)	48
13. PACKAGE DRAWINGS	50
14. RECOMMENDED SOLDERING CONDITIONS	54
15. TINY MICROCONTROLLER FAMILY	55
APPENDIX DEVELOPMENT TOOLS	56

1. PROGRAM COUNTER (PC)

1.1 CONFIGURATION OF THE PROGRAM COUNTER (PC)

As shown in Fig. 1-1, the program counter is a 9-bit binary counter.

Fig. 1-1 Program Counter



1.2 FUNCTIONS OF THE PROGRAM COUNTER (PC)

The program counter specifies the address of a program memory (ROM) or a program.


Usually, every time an instruction is executed, the program counter is incremented by one. When a branch instruction (BR), a subroutine call instruction (CALL), or a return instruction (RET) is executed, the address specified in the operand is loaded in the PC. Then the instruction in the address is executed. When a skip instruction is executed, the address of the instruction next to the skip instruction is specified irrespective of the contents of the skip instruction. If the skip conditions are satisfied, the instruction next to the skip instruction is regarded as a No Operation (NOP) instruction. So, the NOP instruction is executed and the address of the next instruction is specified.

2. STACK

Stack of the μ PD17103L is a register in which the return address of a program is saved when a subroutine call instruction is executed. One level of address stack is provided.


Fig. 2-1 shows the relationship between the PC, the stack, and the operand of BR and CALL instructions.

Fig. 2-1 Relationship between the PC, the Stack, and the Operand of BR and CALL Instructions



In Fig. 2-1, AH_n , AM_n , and AL_n ($0 \leq n \leq 3$) indicate bit positions in a 16-bit instruction as follows:

Fig. 2-2 Configuration of a 16-Bit Instruction



When the assembler (AS17K) is not used and a BR or CALL instruction is used, AH_2 and AH_1 must be set to 0.

Reset input clears all bits of the program counter to 0.

3. PROGRAM MEMORY (ROM)

Fig. 3-1 shows the program memory (ROM) configuration.


As shown in the figure, the program memory has 512 words by 16 bits.

The program memory has been addressed in units of 16 bits. The addresses 0000H to 01FFH are specified by the program counter (PC).

Every instruction is a 1 word long, consisting of 16 bits. One instruction can therefore be stored at one address in program memory.

Address 0000H is used as a reset start address.

Fig. 3-1 Program Memory Map



4. DATA MEMORY (RAM)

The data memory (RAM) stores data of arithmetic/logic and control operations. Data can be always written to or read from it by means of instructions.


4.1 CONFIGURATION OF THE DATA MEMORY (RAM)

Fig. 4-1 shows the configuration of the data memory (RAM).

The data memory is configured in units of four bits, or "one nibble," and an address is assigned to each four bits of data. The high-order three bits are called the "row address," and the low-order four bits are called the "column address."

According to its functions, the data memory is divided into three blocks as shown below: General data memory, port register, and system register.

Fig. 4-1 Data Memory Map



4.1.1 Functions of the General Data Memory

The general data memory is a part of the data memory from which the system register (SYSREG) and port register are excluded. By executing a data memory manipulation instruction, a four-bit arithmetic operation and comparison, evaluation, and transfer between data on data memory and any immediate data can be executed with a single operation.

4.1.2 Functions of the General Register

The general register indicates any identical row address (16 nibbles) in the data memory specified in the register pointer (RP) in the system register. Since the μ PD17103L register pointer is always set to 0, the general data memory is also used as a general register. The general register can operate or transfer data to and from the data memory.

4.1.3 Functions of the Port Register


The port register is used to set output data or to read the input data of input/output ports.

Once data is written to the port register corresponding to a port, the port is set to output mode and outputs the data unless another data is rewritten (the output mode is maintained until the port register is reset). Whenever a read instruction is executed for a port register, the read data indicates the states of the pins, not the value of the port register, regardless of whether the pins are in the input or output mode.

4.1.4 Functions of the System Register

The system register controls the CPU. The program status word (PSWORD) is the only system register existing in the μ PD17103L.

Fig. 4-2 System Register Map




All four bits at address 7FH (PSW) and bit 0 at address 7EH are assigned to the program status word.

The BCD flag is mapped in bit 0 at address 7EH, the CMP flag is mapped in bit 3 at address 7FH, the CY flag is mapped in bit 2, and the Z flag is mapped in bit 1 at address 7FH.

The high-order three bits at address 7EH and bit 0 at address 7FH are always set to 0.

Fig. 4-3 Configuration of the Program Status Word



Comparison instructions (SKE, SKNE, SKGE, or SKLT) do not change the state of the CY flag, but an arithmetic operation may affect the CY flag according to the result even if the CMP flag is set.

Each bit of the program status word is initialized to 0 when a reset signal is applied.

The Z flag in the program status word changes according to the set value of the CMP flag as listed in Table 4-1.

Table 4-1 Change in Z Flag

★

Conditions	CMP = 0	CMP = 1
When arithmetic operation results in 0	$Z \leftarrow 1$	Z flag does not change
When arithmetic operation results in a non-zero value	$Z \leftarrow 0$	$Z \leftarrow 0$

While CMP is 1, if an arithmetic operation results in 0H when the value of the Z flag is 1, the Z flag does not change. If an arithmetic operation results in other than 0H, the Z flag is reset to 0 and remains intact even when a second arithmetic operation results in 0H.

After the CMP and Z flags are set to 1, subtraction and comparison are performed several times. Then, if the Z flag still indicates 1, all of the comparison operations showed a match, resulting in 0. If the Z flag is 0 after the comparison operations, a mismatch occurred in at least one comparison operation.

Example of 12-bit data comparison

; Is the 12-bit data stored in M001, M002, and M003 equal to 456H?

CMP456:

```

SET2    CMP, Z
SUB     M001, #4    ; Stores the data in M001, M002, and M003.
SUB     M002, #5    ; Does not damaged the data.
SUB     M003, #6    ;
;CLR1   CMP
SKT     Z           ; Resets CMP automatically when the bit test instruction is executed.
BR      DIFFER      ; ≠ 456H
BR      AGREE       ; = 456H

```

★ 5. ALU BLOCK

The ALU is used for performing arithmetic operations, logical operations, bit evaluations, comparison evaluations, and rotations on 4-bit data.

5.1 ALU BLOCK CONFIGURATION

Fig. 5-1 shows the configuration of the ALU block.

As shown in Fig. 5-1, the ALU block consists of the main 4-bit data processor, temporary registers A and B, the status flip-flop for controlling the status of the ALU, and the decimal conversion circuit for use during arithmetic operations in BCD.

As shown in Fig. 5-1, the status flip-flop consists of the following flags: Zero flag FF, carry flag FF, compare flag FF, and the BCD flag FF.

Each flag in the status flip-flop corresponds directly to a flag in the program status word (PSWORD: addresses 7EH, 7FH) located in the system register. The flags in the program status word are the following: Zero flag (Z), carry flag (CY), compare flag (CMP), and the BCD flag (BCD).

5.2 FUNCTIONS OF THE ALU BLOCK

Arithmetic operations, logical operations, bit evaluations, comparison evaluations, and rotations are performed using the instructions in the ALU block. Table 5-1 lists each arithmetic/logical instruction, evaluation instruction, and rotation instruction.

By using the instructions listed in Table 5-1, 4-bit arithmetic/logical operations, evaluations and rotations can be performed in a single instruction. Arithmetic operations in BCD can also be performed on one place in a single instruction.

5.2.1 Functions of the ALU

The arithmetic operations consist of addition and subtraction. Arithmetic operations can be performed on the contents of the general register and data memory or on immediate data and the contents of data memory. Operations in binary are performed on four bits of data and operations in BCD are performed on one place.


Logical operations include ANDing, ORing, and XORing. Their operands can be general register contents and data memory contents, or data memory contents and immediate data.

Bit evaluation is used to determine whether bits in 4-bit data in data memory are 0 or 1.

Comparison evaluation is used to compare contents of data memory with immediate data. It is used to determine whether one value is equal to or greater than the other, less than the other, or if both values are equal or not equal.

Rotation is used to shift 4-bit data in the general register one bit in the direction of its least significant bit (rotation to the right).

Fig. 5-1 Configuration of the ALU



Address	7EH	7FH			
Name	Program status word (PSWORD)				
Bit	b ₆	b ₃	b ₂	b ₁	b ₀
Flag	BCD	CMP	CY	Z	0

Status flip-flop			
BCD flag	CMP flag	CY flag	Z flag
FF	FF	FF	FF

Function outline	
Indicates when the result of an arithmetic operation is 0.	
Stores the borrow or carry from an arithmetic operation.	
Used to indicate whether to store the result of an arithmetic operation.	
Used to indicate whether to perform BCD correction for arithmetic operations.	

Table 5-1 List of ALU Instructions (1/2)

ALU function		Instruction	Operation	Explanation
Arithmetic operations	Addition	ADD r, m	$(r) \leftarrow (r) + (m)$	Adds contents of general register and data memory. Result is stored in general register.
		ADD m, #n4	$(m) \leftarrow (m) + n4$	Adds immediate data to contents of data memory. Result is stored in data memory.
		ADDC r, m	$(r) \leftarrow (r) + (m) + CY$	Adds contents of general register, data memory and carry flag. Result is stored in general register.
		ADDC m, #n4	$(m) \leftarrow (m) + n4 + CY$	Adds immediate data, contents of data memory and carry flag. Result is stored in data memory.
	Subtraction	SUB r, m	$(r) \leftarrow (r) - (m)$	Subtracts contents of data memory from contents of general register. Result is stored in general register.
		SUB m, #n4	$(m) \leftarrow (m) - n4$	Subtracts immediate data from data memory. Result is stored in data memory.
		SUBC r, m	$(r) \leftarrow (r) - (m) - CY$	Subtracts contents of data memory and carry flag from contents of general register. Result is stored in general register.
		SUBC m, #n4	$(m) \leftarrow (m) - n4 - CY$	Subtracts immediate data and carry flag from data memory. Result is stored in data memory.
Logical operations	Logical OR	OR r, m	$(r) \leftarrow (r) \vee (m)$	OR operation is performed on contents of general register and data memory. Result is stored in general register.
		OR m, #n4	$(m) \leftarrow (m) \vee n4$	OR operation is performed on immediate data and contents of data memory. Result is stored in data memory.
	Logical AND	AND r, m	$(r) \leftarrow (r) \wedge (m)$	AND operation is performed on contents of general register and data memory. Result is stored in general register.
		AND m, #n4	$(m) \leftarrow (m) \wedge n4$	AND operation is performed on immediate data and contents of data memory. Result is stored in data memory.
	Logical XOR	XOR r, m	$(r) \leftarrow (r) \nabla (m)$	XOR operation is performed on contents of general register and data memory. Result is stored in general register.
		XOR m, #n4	$(m) \leftarrow (m) \nabla n4$	XOR operation is performed on immediate data and contents of data memory. Result is stored in data memory.
Bit evaluation	True	SKT m, #n	$CMP \leftarrow 0$, if $(m) \wedge n = n$, then skip	Skips next instruction if all bits in data memory specified by n are TRUE (1). Result is not stored.
	False	SKF m, #n	$CMP \leftarrow 0$, if $(m) \wedge n = 0$, then skip	Skips next instruction if all bits in data memory specified by n are FALSE (0). Result is not stored.
Comparison evaluation	Equal	SKE m, #n4	$(m) - n4$, skip if zero	Skips next instruction if immediate data equals contents of data memory. Result is not stored.
	Not equal	SKNE m, #n4	$(m) - n4$, skip if not zero	Skips next instruction if immediate data is not equal to contents of data memory. Result is not stored.
	\geq	SKGE m, #n4	$(m) - n4$, skip if not borrow	Skips next instruction if contents of data memory is greater than or equal to immediate data. Result is not stored.
	$<$	SKLT m, #n4	$(m) - n4$, skip if borrow	Skips next instruction if contents of data memory is less than immediate data. Result is not stored.
Rotation	Rotate to the right	RORC r	$\leftarrow (CY) \rightarrow (r)_{b3} \rightarrow (r)_{b2} \rightarrow (r)_{b1} \rightarrow (r)_{b0}$	Rotate contents of the general register along with the CY flag to the right. Result is stored in general register.

Table 5-1 List of ALU Instructions (2/2)

ALU function	Operation depending on the program status word (PSWORD)					
Arithmetic operation		Value in BCD flag	Value in CMP flag	Operation	CY flag	Z flag
		0	0	Store result of binary operation	Set (1) when carry or borrow is generated, otherwise reset (0).	Set (1) when result of operation is 0000B, otherwise reset (0).
		0	1	Do not store result of binary operation		Status maintained when result of operation is 0000B, otherwise reset (0).
		1	0	Store result of decimal operation		Set (1) when result of operation is 0000B, otherwise reset (0).
		1	1	Do not store result of decimal operation		Status maintained when result of operation is 0000B, otherwise reset (0).
Logical operations		Don't care (maintained)	Don't care (maintained)	No change	Don't care (maintained)	Don't care (maintained)
Bit evaluation		Don't care (maintained)	Reset	No change	Don't care (maintained)	Don't care (maintained)
Comparison evaluation		Don't care (maintained)	Don't care (maintained)	No change	Don't care (maintained)	Don't care (maintained)
Rotation		Don't care (maintained)	Don't care (maintained)	No change	Value in bit of the general register	Don't care (maintained)

5.2.2 Functions of Temporary Registers A and B

Temporary registers A and B are needed for processing of 4-bit data. These registers are used for temporary storage of the first and second data operands of an instruction.

5.2.3 Functions of the Status Flip-flop

The status flip-flop is used for controlling operation of the ALU and for storing data which has been processed. Each flag in the status flip-flop corresponds directly to a flag in the program status word (PSWORD) located in the system register. This means that when a flag in the system register is manipulated it is the same as manipulating a flag in the status flip-flop. Each flag in the program status word is described below.

(1) Z flag

This flag is set (1) when the result of an arithmetic operation is 0000B, otherwise it is reset (0). However, as described below, depending on the status of the CMP flag, the conditions which cause this flag to be set (1) can be changed.

(i) When CMP = 0

Z flag is set (1) when the result of an arithmetic operation is 0000B, otherwise it is reset (0).

(ii) When CMP = 1

The previous state of the Z flag is maintained when the result of an arithmetic operation is 0000B, otherwise it is reset (0). Only affected by arithmetic operations.

(2) CY flag

This flag is set (1) when a carry or borrow is generated in the result of an arithmetic operation, otherwise it is reset (0).

When an arithmetic operation is being performed using a carry or borrow, the operation is performed using the CY flag as the least significant bit. When a rotation (RORC instruction) is performed, the contents of the CY flag becomes the most significant bit (bit b3) of the general register and the least significant bit of the general register is stored in the CY flag.

Only affected by arithmetic operations and rotations.

(3) CMP flag

When the CMP flag is set (1), the result of an arithmetic operation is not stored in either the general register or data memory.

When the bit evaluation instruction is performed, the CMP flag is reset (0).

The CMP flag does not affect comparison evaluations, logical operations, or rotations.

(4) BCD flag

When the BCD flag is set (1), all arithmetic operations are performed in BCD. When the flag is reset (0), all operations are performed in 4-bit binary.

The BCD flag does not affect logical operations, bit evaluations, comparison evaluations, or rotations.

These flags can also be set through direct manipulation of the values in the program status word (PSWORD). When the flags in the program status word are manipulated, the corresponding flag in the status flip-flop is also manipulated.

5.2.4 Performing Operations in 4-Bit Binary

When the BCD flag is set to 0, arithmetic operations are performed in 4-bit binary.

5.2.5 Performing Operations in BCD

When the BCD flag is set to 1, arithmetic operations are performed in BCD. Table 5-2 shows the differences in the results of operations performed in 4-bit binary and in BCD. When the result of an addition in BCD is equal to or greater than 20, or the result of a subtraction in BCD is outside of the range -10 to +9, a value of 1010B (0AH) or higher is stored as the result (shaded area in Table 5-2).

Table 5-2 Results of Arithmetic Operations Performed in 4-Bit Binary and BCD


Operation result	Addition in 4-bit binary		Addition in BCD	
	CY	Operation result	CY	Operation result
0	0	0000	0	0000
1	0	0001	0	0001
2	0	0010	0	0010
3	0	0011	0	0011
4	0	0100	0	0100
5	0	0101	0	0101
6	0	0110	0	0110
7	0	0111	0	0111
8	0	1000	0	1000
9	0	1001	0	1001
10	0	1010	1	0000
11	0	1011	1	0001
12	0	1100	1	0010
13	0	1101	1	0011
14	0	1110	1	0100
15	0	1111	1	0101
16	1	0000	1	0110
17	1	0001	1	0111
18	1	0010	1	1000
19	1	0011	1	1001
20	1	0100	1	1110
21	1	0101	1	1111
22	1	0110	1	1100
23	1	0111	1	1101
24	1	1000	1	1110
25	1	1001	1	1111
26	1	1010	1	1100
27	1	1011	1	1101
28	1	1100	1	1010
29	1	1101	1	1011
30	1	1110	1	1100
31	1	1111	1	1101

Operation	Subtraction in 4-bit binary		Subtraction in BCD	
	CY	Operation result	CY	Operation result
0	0	0000	0	0000
1	0	0001	0	0001
2	0	0010	0	0010
3	0	0011	0	0011
4	0	0100	0	0100
5	0	0101	0	0101
6	0	0110	0	0110
7	0	0111	0	0111
8	0	1000	0	1000
9	0	1001	0	1001
10	0	1010	1	1100
11	0	1011	1	1101
12	0	1100	1	1110
13	0	1101	1	1111
14	0	1110	1	1100
15	0	1111	1	1101
-16	1	0000	1	1110
-15	1	0001	1	1111
-14	1	0010	1	1100
-13	1	0011	1	1101
-12	1	0100	1	1110
-11	1	0101	1	1111
-10	1	0110	1	0000
-9	1	0111	1	0001
-8	1	1000	1	0010
-7	1	1001	1	0011
-6	1	1010	1	0100
-5	1	1011	1	0101
-4	1	1100	1	0110
-3	1	1101	1	0111
-2	1	1110	1	1000
-1	1	1111	1	1001

5.2.6 Performing Operations in the ALU Block

When arithmetic operations, logical operations, bit evaluations, comparison evaluations or rotations in a program are executed, the first data operand is stored in temporary register A and the second data operand is stored in temporary register B.

The first data operand is four bits of data used to specify the contents of an address in the general register or data memory. The second data operand is four bits of data used to either specify the contents of an address in data memory or to be used as an immediate value. For example, in the instruction



the first data operand, *r*, is used to specify the contents of an address in the general register. The second data operand, *m*, is used to specify the contents of an address in data memory. In the instruction

ADD *m*, #*n*4

the first data operand, *m*, is used to specify an address in data memory. The second operand, #*n*4, is immediate data. In the rotation instruction

RORC *r*

only the first data operand, *r* (used to specify the contents of an address in the general register) is used.

Next, using the data stored in temporary registers A and B, the ALU executes the operation specified by the instruction (arithmetic operation, logical operation, bit evaluation, comparison evaluation, or rotation). When the instruction being executed is an arithmetic operation, logical operation, or rotation, the data processed by the ALU is stored in the location specified by the first data operand (general register address or data memory address) and the operation terminates. When the instruction being executed is a bit evaluation or comparison evaluation, the result processed by the ALU is used to determine whether or not to skip the next instruction (whether to treat next instruction as a no operation instruction: NOP) and the operation terminates.

Caution should be taken with regard to the following points:

- (1) Arithmetic operations are affected by the CMP and BCD flags in the program status word.
- (2) Logical operations are not affected by the CMP or BCD flag in the program status word. Logical operations do not affect the Z or CY flags.
- (3) Bit evaluation causes the CMP flag in the program status word to be reset.

5.3 ARITHMETIC OPERATIONS (ADDITION AND SUBTRACTION IN 4-BIT BINARY AND BCD)

As shown in Table 5-3, arithmetic operations consist of addition, subtraction, addition with carry, and subtraction with borrow. These instructions are ADD, ADDC, SUB, and SUBC.

The ADD, ADDC, SUB, and SUBC instructions are further divided into addition and subtraction of the general register and data memory and addition and subtraction of data memory and immediate data. When the operands *r* and *m* are used, addition or subtraction is performed using the general register and data memory. When the operands *m* and #*n4* are used, addition or subtraction is performed using data memory and immediate data.

Arithmetic operations are affected by the status flip-flop and the program status word (PSWORD) in the system register. The BCD flag in the program status word (PSWORD) is used to specify whether arithmetic operations are to be performed in 4-bit binary or in BCD. The CMP flag is used to specify whether or not the results of arithmetic operations are to be stored.

Sections 5.3.1 to 5.3.4 explain the relationship between each command and the program status word (PSWORD).

Table 5-3 Types of Arithmetic Operations

Arithmetic operation	Addition	Without carry ADD	General register and data memory	ADD <i>r</i> , <i>m</i>
			Data memory and immediate data	ADD <i>m</i> , # <i>n4</i>
		With carry ADDC	General register and data memory	ADDC <i>r</i> , <i>m</i>
			Data memory and immediate data	ADDC <i>m</i> , # <i>n4</i>
	Subtraction	Without borrow SUB	General register and data memory	SUB <i>r</i> , <i>m</i>
			Data memory and immediate data	SUB <i>m</i> , # <i>n4</i>
		With borrow SUBC	General register and data memory	SUBC <i>r</i> , <i>m</i>
			Data memory and immediate data	SUBC <i>m</i> , # <i>n4</i>

5.3.1 Addition and Subtraction When CMP = 0 and BCD = 0

Addition and subtraction are performed in 4-bit binary and the result is stored in the general register or data memory.

When the result of the operation is greater than 1111B (carry generated) or less than 0000B (borrow generated), the CY flag is set (1); otherwise it is reset (0).

When the result of the operation is 0000B, the Z flag is set (1) regardless of whether there is carry or borrow; otherwise it is reset (0).

5.3.2 Addition and Subtraction When CMP = 1 and BCD = 0

Addition and subtraction are performed in 4-bit binary.

However, because the CMP flag is set (1), the result of the operation is not stored in either the general register or data memory.

When there is a carry or borrow in the result of the operation, the CY flag is set (1); otherwise it is reset (0).

When the result of the operation is 0000B, the previous state of the Z flag is maintained; otherwise it is reset (0).

5.3.3 Addition and Subtraction When CMP = 0 and BCD = 1

BCD operations are performed.

The result of the operation is stored in the general register or data memory. When the result of the operation is greater than 1001B (9D) or less than 0000B (0D), the carry flag is set (1), otherwise it is reset (0).

When the result of the operation is 0000B (0D), the Z flag is set (1), otherwise it is reset (0).

Operations in BCD are performed by first computing the result in binary and then by using the decimal conversion circuit to convert the result to decimal. For information concerning the binary to decimal conversion, see Table 5-2 in Section 5.2.5.

In order for operations in BCD to be performed properly, note the following:

- (1) Result of an addition must be in the range 0D to 19D.
- (2) Result of a subtraction must be in the range 0D to 9D, or in the range -10D to -1D.

The following shows which value is considered the CY flag in the range 0D to 19D (shown in hexadecimal):

0, 0000B to 1, 0011B
 $\hat{\text{CY}}$ $\hat{\text{CY}}$

The following shows which value is considered the CY flag in the range -10D to -1D (shown in hexadecimal):

1, 0110B to 1, 1111B
 $\hat{\text{CY}}$ $\hat{\text{CY}}$

When operations in BCD are performed outside of the limits of (1) and (2) stated above, the CY flag is set (1) and the result of operation is output as a value greater than or equal to 1010B (0AH).

5.3.4 Addition and Subtraction When CMP = 1 and BCD = 1

BCD operations are performed.

The result is not stored in either the general register or data memory.

In other words, the operations specified by CMP = 1 and BCD = 1 are both performed at the same time.

```

Example  MOV  RPL, #0001B    ; Sets the BCD flag (BCD = 1).
           MOV  PSW, #1010B    ; Sets the CMP and Z flag (CMP = 1, Z = 1) and resets the CY flag
                                   ; (CY = 0).
           SUB   M1, #0001B    ; ①
           SUBC  M2, #0010B    ; ②
           SUBC  M3, #0011B    ; ③

```

By executing the instructions in steps numbered ①, ②, and ③, the twelve bits in memory locations M1, M2, and M3 and the immediate data (321) can be compared in decimal.

5.3.5 Warnings Concerning Use of Arithmetic Operations

When performing arithmetic operations with the program status word (PSWORD), caution should be taken with regard to the result of the operation being stored in the program status word.

Normally, the CY and Z flags in the program status word are set (1) or reset (0) according to the result of the arithmetic operation being executed. However, when an arithmetic operation is performed on the program status word itself, the result is stored in the program status word. This means that there is no way to determine if there is a carry or borrow in the result of the operation nor if the result of the operation is zero.

However, when the CMP flag is set (1), results of arithmetic operations are not stored. Therefore, even in the above case, the CY and Z flags will be properly set (1) or reset (0) according to the result of the operation.

5.4 LOGICAL OPERATIONS

As shown in Table 5-4, logical operations consist of logical OR, logical AND, and logical XOR. Accordingly, the logical operation instructions are OR, AND, and XOR.

The OR, AND, and XOR instructions can be performed on either the general register and data memory, or on data memory and immediate data. The operands of these instructions are specified in the same way as for arithmetic operations ("r, m" or "m, #n4").

Logical operations are not affected by the BCD or CMP flags in the program status word (PSWORD). The operations do not affect the CY and Z flags at all.

Table 5-4 Logical Operations

Logical operation	Logical OR	General register and data memory	OR r, m
		Data memory and immediate data	OR m, #n4
	Logical AND	General register and data memory	AND r, m
		Data memory and immediate data	AND m, #n4
	Logical XOR	General register and data memory	XOR r, m
		Data memory and immediate data	XOR m, #n4

Table 5-5 Table of True Values for Logical Operations

Logical AND C = A AND B			Logical OR C = A OR B			Logical XOR C = A XOR B		
A	B	C	A	B	C	A	B	C
0	0	0	0	0	0	0	0	0
0	1	0	0	1	1	0	1	1
1	0	0	1	0	1	1	0	1
1	1	1	1	1	1	1	1	0

5.5 BIT EVALUATIONS

As shown in Table 5-6, there are both TRUE (1) and FALSE (0) bit evaluation instructions.

The SKT instruction skips the next instruction when a bit is evaluated as TRUE (1) and the SKF instruction skips the next instruction when a bit is evaluated as FALSE (0).

The SKT and SKF instructions can only be used with data memory.

Bit evaluations are not affected by the BCD flag in the program status word (PSWORD). The evaluations do not affect the CY and Z flags at all. However, when an SKT or SKF instruction is executed, the CMP flag is reset (0).

Sections 5.5.1 and 5.5.2 explain TRUE (1) and FALSE (0) bit evaluations.

Table 5-6 Bit Evaluation Instructions

Bit evaluation	TRUE (1) bit evaluation SKT m, #n
	FALSE (0) bit evaluation SKF m, #n

5.5.1 TRUE (1) Bit Evaluation

The TRUE (1) bit evaluation instruction (SKT m, #n) is used to determine whether or not the bits specified by n in the four bits of data memory m are TRUE (1). When all bits specified by n are TRUE (1), this instruction causes the next instruction to be skipped.

```

Example  MOV   M1,  #1011B
           SKT   M1,  #1011B  ; ①
           BR    A
           BR    B
           SKT   M1,  #1101B  ; ②
           BR    C
           BR    D
    
```

In this example, bits b₃, b₁, and b₀ of data memory M1 are evaluated in step number ①. Because all the bits are TRUE (1), the program branches to B. In step number ②, bits b₃, b₂, and b₀ of data memory M1 are evaluated. Since b₂ of data memory M1 is FALSE (0), the program branches to C.

5.5.2 FALSE (0) Bit Evaluation

The FALSE (0) bit evaluation instruction (SKF m, #n) is used to determine whether or not the bits specified by n in the four bits of data memory m are FALSE (0). When all bits specified by n are FALSE (0), this instruction causes the next instruction to be skipped.

```

Example  MOV   M1,  #1001B
           SKF   M1,  #0110B ; ①
           BR    A           ;
           BR    B           ;
           SKF   M1,  #1110B ; ②
           BR    C           ;
           BR    D           ;

```

In this example, bits b₂ and b₁ of data memory M1 are evaluated in step number ①. Because both bits are FALSE (0), the program branches to B. In step number ②, bits b₃, b₂, and b₁ of data memory M1 are evaluated. Since b₃ of data memory M1 is TRUE (1), the program branches to C.

5.6 COMPARISON EVALUATIONS

As shown in Table 5-7, there are comparison evaluation instructions for determining if one value is "equal to", "not equal to", "greater than or equal to", or "less than" another.

The SKE instruction is used to determine if two values are equal. The SKNE instruction is used to determine two values are not equal. The SKGE instruction is used to determine if one value is greater than or equal to another and the SKLT instruction is used to determine if one value is less than another.

The SKE, SKNE, SKGE, and SKLT instructions perform comparisons between a value in data memory and immediate data. In order to compare values in the general register and data memory, a subtraction instruction is performed according to the values in the CMP and Z flags in the program status word (PSWORD). For more information concerning comparison of the general register and data memory, see Section 5.3.

Comparison evaluations are not affected by the BCD or CMP flags in the program status word (PSWORD). The evaluations do not affect the CY and Z flags at all.

Sections 5.6.1 to 5.6.4 explain the "equal", "not equal", "greater than or equal", and "less than" comparison evaluations.

Table 5-7 Comparison Evaluation Instructions

Comparison evaluation	Equal SKE m, #n4
	Not equal SKNE m, #n4
	Greater than or equal SKGE m, #n4
	Less than SKLT m, #n4

5.6.1 "Equal" Evaluation

The "equal" evaluation instruction (SKE m, #n4) is used to determine if immediate data and the contents of a location in data memory are equal.

This instruction causes the next instruction to be skipped when the immediate data and the contents of data memory are equal.

```
Example  MOV    M1,  #1010B
          SKE    M1,  #1010B  ; ①
          BR     A
          BR     B
          ;
          SKE    M1,  #1000B  ; ②
          BR     C
          BR     D
```

In this example, because the contents of data memory M1 and immediate data 1010B in step number ① are equal, the program branches to B. In step number ②, because the contents of data memory M1 and immediate data 1000B are not equal, the program branches to C.

5.6.2 "Not Equal" Evaluation

The "not equal" evaluation instruction (SKNE m, #n4) is used to determine if immediate data and the contents of a location in data memory are not equal.

This instruction causes the next instruction to be skipped when the immediate data and the contents of data memory are not equal.

```
Example  MOV    M1,  #1010B
          SKNE   M1,  #1000B  ; ①
          BR     A
          BR     B
          ;
          SKNE   M1,  #1010B  ; ②
          BR     C
          BR     D
```

In this example, because the contents of data memory M1 and immediate data 1000B in step number ① are not equal, the program branches to B. In step number ②, because the contents of data memory M1 and immediate data 1010B are equal, the program branches to C.

5.6.3 "Greater Than or Equal" Evaluation

The "greater than or equal" evaluation instruction (SKGE m, #n4) is used to determine if the contents of a location in data memory is a value greater than or equal to the value of the immediate data operand. If the value in data memory is greater than or equal to that of the immediate data, this instruction causes the next instruction to be skipped.

```
Example MOV    M1,    #1000B
        SKGE   M1,    #0111B ; ①
        BR     A
        BR     B
        ;
        SKGE   M1,    #1000B ; ②
        BR     C
        BR     D
        ;
        SKGE   M1,    #1001B ; ③
        BR     E
        BR     F
```

In this example, the program will first branch to B since the value in data memory is larger than that of the immediate data (①). Next it will branch to D since the value in data memory is equal to that of the immediate data (②). Last it will branch to E since the value in data memory is less than that of the immediate data (③).

5.6.4 "Less Than" Evaluation

The "less than" evaluation instruction (SKLT m, #n4) is used to determine if the contents of a location in data memory is a value less than that of the immediate data operand. If the value in data memory is less than that of the immediate data, this instruction causes the next instruction to be skipped.

```
Example MOV    M1,    #1000B
        SKLT   M1,    #1001B ; ①
        BR     A
        BR     B
        ;
        SKLT   M1,    #1000B ; ②
        BR     C
        BR     D
        ;
        SKLT   M1,    #0111B ; ③
        BR     E
        BR     F
```

In this example, the program will first branch to B since the value in data memory is less than that of the immediate data (①). Next it will branch to C since the value in data memory is equal to that of the immediate data (②). Last it will branch to E since the value in data memory is greater than that of the immediate data (③).

5.7 ROTATIONS

There are rotation instructions for rotation to the right and for rotation to the left.

The RORC instruction is used for rotation to the right.

The RORC instruction can only be used with the general register.

Rotation using the RORC instruction is not affected by the BCD or CMP flags in the program status word (PSWORD). The rotation does not affect the Z flag at all.

Rotation to the left is performed by using the addition instruction ADDC.

Sections 5.7.1 and 5.7.2 explain rotation.


5.7.1 Rotation to the Right

The instruction used for rotation to the right (RORC r) rotates the contents of the general register in the direction of its least significant bit.

When this instruction is executed, the contents of the CY flag becomes the most significant bit of the general register (bit b₃) and the least significant bit of the general register (bit b₀) is placed in the CY flag.

Examples 1. MOV PSW, #0100B ; Sets CY flag to 1.
 MOV R1, #1001B
 RORC R1 ; ①

When these instructions are executed, the following operation is performed.



Basically, when rotation to the right is performed, the following operation is executed:

CY flag → b₃, b₃ → b₂, b₂ → b₁, b₁ → b₀, b₀ → CY flag.

2. MOV PSW, #0000B ; Resets CY flag to 0.
 MOV R1, #1000B
 MOV R2, #0100B
 MOV R3, #0010B
 RORC R1
 RORC R2
 RORC R3

The program code above rotates the twelve bits in R1, R2, and R3 to the right.

5.7.2 Rotation to the Left

Rotation to the left is performed by using the addition instruction, "ADDC r, m".

Example

```
MOV    PSW, #0000B    ; Resets CY flag to 0.
MOV    R1,  #1000B
MOV    R2,  #0100B
MOV    R3,  #0010B
ADDC   R3, R3
ADDC   R2, R2
ADDC   R1, R1
```

The program code above rotates the twelve bits in R1, R2, and R3 to the left.

6. PORTS

6.1 PORT 0B (P0B₀/RLS_{HALT}, P0B₁/RLS_{STOP}, P0B₂)

Port 0B is a three-bit input/output port. Only N-ch open-drain outputs appear on the pins of port 0B. The N-ch open-drain output mode allows application of 9 V, so it can be used for interfacing with a circuit operating on a different power supply voltage.

Input and output are set in units of nibbles. The input mode is set at reset, and the output mode is set by writing data to the port register in address 71H of the data memory. The output mode is maintained until the system is reset.

Output to the port is executed via the port register. Once data is written to the port register, all pins of port 0B are placed in the output mode to continue to output written data. The data is retained unless new data is written to the register.

Writing 1 to the port register makes the N-ch open-drain output pin high-impedance. Therefore, the pin which outputs 1 can be used as an input pin.

Whenever the port register is read, the read data indicates the states of the pins^{Note}, not the contents of the port register, regardless of whether the pins are in the input or output mode. In this case, the contents of the port register remain unchanged.

The port register for port 0B consists of four bits but its highest bit is always set to 0. This means that if an attempt is made to write data to the highest bit of 71H, the data is invalidated and if an attempt is made to read it, 0 is always returned.

A P0B₀ input signal releases the HALT mode as a pseudo interrupt. A P0B₁ input signal releases the STOP mode as a pseudo interrupt. (See Chapter 7.)

6.2 PORT 0C (P0C₀ TO P0C₃)

Port 0C is a four-bit input/output port. CMOS (push-pull) outputs appear on those pins.

Input and output are set in units of nibbles. The input mode is set at reset, and the output mode is set by writing data to the port register in address 72H of the data memory. The output mode is maintained until the system is reset.

Output to the port is executed via the port register. Once data is written to the port register, all pins of the port 0C are placed in the output mode to continue to output written data. The data is retained unless new data is written to the register.

Whenever the port register is read, the read data indicates the states of the pins^{Note}, not the contents of the port register, regardless of whether the pins are in the input or output mode. In this case, the contents of the port register remain unchanged.

6.3 PORT 0D (P0D₀ TO P0D₃)

Port 0D is a four-bit input/output port. CMOS (push-pull) outputs appear on these pins.


Input and output are set in units of nibbles. The input mode is set at reset, and the output mode is set by writing data to the port register in address 73H of the data memory. The output mode is maintained until the system is reset.

Output to the port is executed via the port register. Once data is written to the port register, all pins of the port 0D are placed in the output mode to continue to output written data. The data is retained until new data is written to the register.

Whenever the port register is read, the read data indicates the states of the pins^{Note}, not the contents of the port register, regardless of whether the pins are in the input or output mode. In this case, the contents of the port register remain unchanged.

Note In the output mode, design an external circuit appropriately depending on the output data.

Fig. 6-1 Port Register Map



7. STANDBY FUNCTIONS

The μPD17103L provides two standby modes, the HALT mode and the STOP mode.

7.1 HALT MODE

The HALT mode stops the program counter (PC) while allowing the system clock to continue operating. The HALT mode can be entered with the HALT instruction, and can be released by a reset signal ($\overline{\text{RESET}}$) or input to the P0B₀ pin. When the HALT mode is released by the rising edge of an input signal on P0B₀ pin, the next instruction after the HALT instruction is executed without waiting for stable oscillation of the system clock.

When the HALT mode is released forcibly by the reset signal ($\overline{\text{RESET}}$), normal system reset occurs, and execution starts at address 0H.

7.2 STOP MODE

The STOP mode stops oscillation of the system clock so that data can be retained at low voltage. The STOP mode can be entered with the STOP instruction, and can be released by a reset signal ($\overline{\text{RESET}}$) or input to the P0B₁ pin. When the mode is released by the rising edge of an input signal on the P0B₁ pin, execution starts with the next instruction after the STOP instruction.

When the STOP mode is released forcibly by the reset signal ($\overline{\text{RESET}}$), normal system reset occurs, and execution starts at address 0H.

7.3 SETTING AND RELEASING THE STANDBY MODES

(1) Setting and releasing the HALT mode

Conditions for releasing the HALT mode are selected with the least significant bit of the operand in the HALT instruction as shown in Table 7-1. The high-order three bits of the operand must be set to 0.

Table 7-1 Setting/Releasing Conditions Specified in the HALT Instruction

HALT 000XB ← 4-bit data in the operand

X	Conditions for setting/releasing the HALT mode
0	Executing the HALT instruction enters the HALT mode unconditionally. The mode can be released only by the reset signal ($\overline{\text{RESET}}$). After the mode is released, instructions are executed starting at address 0H.
1	If the level of the P0B ₀ pin is low, executing the HALT instruction enters the HALT mode. If the level of the P0B ₀ pin is high, executing the HALT instruction does not enter the HALT mode. Application of the reset signal ($\overline{\text{RESET}}$) releases the HALT mode. After the mode is released, instructions are executed starting at address 0H. The rising edge of an input signal on the P0B ₀ pin also releases the HALT mode. In this case, execution starts with the next instruction after the HALT instruction.

(2) Setting and releasing the STOP mode

Conditions to release the STOP mode are selected with the least significant bit of the operand in the STOP instruction as shown in Table 7-2. The high-order three bits of the operand must be set to 0.

Table 7-2 Setting/Releasing Conditions Specified in the STOP Instruction

STOP 000XB ← 4-bit data in the operand

X	Conditions for setting/releasing the STOP mode
0	<p>Executing the STOP instruction enters the STOP mode unconditionally.</p> <p>All peripheral circuits are placed in the same initial state as when the system is reset, then they stop operating.</p> <p>Only the reset signal ($\overline{\text{RESET}}$) can release the STOP mode. After the mode is released, instructions are executed starting at address 0H.</p>
1	<p>If the level of the P0B₁ pin is low, executing the STOP instruction enters the STOP mode.</p> <p>If the level of the P0B₁ pin is high, executing the STOP instruction does not enter the STOP mode.</p> <p>Application of the reset signal ($\overline{\text{RESET}}$) can release the STOP mode. After the mode is released, instructions are executed starting at address 0H.</p> <p>The rising edge of the signal applied to the P0B₁ pin can also release the mode. In this case, execution starts with the next instruction after the STOP instruction.</p>

7.4 HARDWARE STATUSES IN STANDBY MODE


Hardware statuses in standby mode are as follows:

Table 7-3 Hardware Statuses in Standby Mode

Hardware	HALT or STOP 0001B instruction	STOP 0000B instruction
Clock generator	HALT instruction: Oscillation continued STOP instruction: Oscillation disabled	Oscillation disabled
Program counter	Address following a HALT or STOP instruction is indicated.	000H
Data memory (00H to 0FH)	Previous data is retained.	Previous data is retained.
Program status word (PSWORD)	Previous data is retained.	All bits are set to 0.
Port register (71H to 73H)	Previous data is retained. (Input/output mode of pins is also retained.)	Previous data is retained. (All pins are placed in input mode.)

7.5 TIMING FOR RELEASING THE STANDBY MODES

Fig. 7-1 Releasing the HALT Mode by $\overline{\text{RESET}}$ Input



When the $\overline{\text{RESET}}$ signal is applied to release the HALT mode, the $\overline{\text{RESET}}$ input makes a transition from low to high, then an operation mode is entered.

Note The HALT mode remains effective in this period, waiting for the operation mode.

At least eight clock pulses on the X_{IN} pin cause operation to start.

Fig. 7-2 Releasing the HALT Mode by Interrupt






Fig. 7-3 Releasing the STOP Mode by $\overline{\text{RESET}}$ Input



As soon as the $\overline{\text{RESET}}$ input makes a transition from high to low in the STOP mode, the system clock starts generating clock pulses.

Note The HALT mode remains effective in this period, waiting for the generation of clock pulses to settle. At least eight clock pulses on the X_{IN} pin cause operation to start.

Fig. 7-4 Releasing the STOP Mode by Interrupt



Note The HALT mode remains effective in this period, waiting for the generation of clock pulses to settle. At least eight clock pulses on the X_{IN} pin cause operation to start.

8. RESET FUNCTION

8.1 SYSTEM RESET

A low-level signal, applied to the $\overline{\text{RESET}}$ pin, resets the system, then the hardware is initialized.

A low to high transition on the $\overline{\text{RESET}}$ pin releases the reset status and causes the system to enter the operating mode once the 8-clock oscillation settling wait time has elapsed.

Table 8-1 Hardware Status after Reset

Hardware		<ul style="list-style-type: none"> Reset immediately after power on Reset during operation 	Reset in standby mode ^{Note}
Program counter		000H	000H
Data memory (00H to 0FH)		Undefined	Data existing before reset is retained.
Program status word (PSWORD)		All bits are set to 0.	All bits are set to 0.
Port	Input/output mode	Input	Input
	Output latch	Undefined	Data existing before reset is retained.

Note The hardware is initialized when the STOP 0000B instruction is executed.

9. RESERVED WORDS USED IN ASSEMBLY LANGUAGE

9.1 MASK-OPTION PSEUDO INSTRUCTIONS

Source programs in the assembly language for the μPD17103L must include mask-option pseudo instructions to select pin options.

To do this, be sure to catalog the D17103L.OPT file in AS17103L (device file for the μPD17103L) into the current directory beforehand.

Specify mask options for the following pins:

- P0B₀
- P0B₁
- P0B₂
- RESET

9.1.1 OPTION and ENDOP Pseudo Instructions

The part starting with the OPTION pseudo instruction and ending with the ENDOP pseudo instruction is referred to as a mask-option definition block. The coding format of the mask-option definition block is as follows.

Only the two pseudo instructions listed in Table 9-1 can be coded in the block.

Format:

Symbol	Mnemonic	Operand	Comment
[label:]	OPTION		[;comment]
	⋮		
	ENDOP		

9.1.2 Mask-Option Definition Pseudo Instructions

Table 9-1 lists the pseudo instructions to define a mask option for each pin.

Table 9-1 Mask-Option Definition Pseudo Instructions

Pin	Mask-option pseudo instruction	Number of operands	Operand
P0B ₂ - P0B ₀	OPTP0B	3	P0BPLUP (pull-up resistor provided) OPEN (no pull-up resistor provided)
RESET	OPTRES	1	RESPLUP (pull-up resistor provided) OPEN (no pull-up resistor provided)

The coding format of OPTP0B is as follows. To define the mask option, specify P0B₂ (first operand), P0B₁, and P0B₀ in the operand field.

Format:

Symbol	Mnemonic	Operand	Comment
[label:]	OPTP0B	(P0B ₂),(P0B ₁),(P0B ₀)	[;comment]

The coding format of OPTRES is as follows.

Format:

Symbol	Mnemonic	Operand	Comment
[label:]	OPTRES	(RESET)	[:comment]

Example The following mask options are set in a μPD17103L source file to be assembled:

P0B2: Pull-up, P0B1: Open, P0B0: Open

RESET: Pull-up

```

                                :
;17103L
Setting mask options: OPTION
                      OPTP0B   P0BPLUP, OPEN, OPEN
                      OPTRES    RESPLUP
                      ENDOP
                                :

```

9.2 RESERVED SYMBOLS

Table 9-2 lists the reserved symbols defined in the μ PD17103L device file (AS17103L).

Table 9-2 Reserved Symbols

Name	Attribute	Value	R/W	Description
P0B0	FLG	0.71H.0	R/W	Bit 0 of port 0B
P0B1	FLG	0.71H.1	R/W	Bit 1 of port 0B
P0B2	FLG	0.71H.2	R/W	Bit 2 of port 0B
P0B3 ^{Note}	FLG	0.71H.3	R	Always set to 0
P0C0	FLG	0.72H.0	R/W	Bit 0 of port 0C
P0C1	FLG	0.72H.1	R/W	Bit 1 of port 0C
P0C2	FLG	0.72H.2	R/W	Bit 2 of port 0C
P0C3	FLG	0.72H.3	R/W	Bit 3 of port 0C
P0D0	FLG	0.73H.0	R/W	Bit 0 of port 0D
P0D1	FLG	0.73H.1	R/W	Bit 1 of port 0D
P0D2	FLG	0.73H.2	R/W	Bit 2 of port 0D
P0D3	FLG	0.73H.3	R/W	Bit 3 of port 0D
BCD	FLG	0.7EH.0	R/W	BCD arithmetic flag
PSW	MEM	0.7FH	R/W	Program status word
Z	FLG	0.7FH.1	R/W	Zero flag
CY	FLG	0.7FH.2	R/W	Carry flag
CMP	FLG	0.7FH.3	R/W	Compare flag

R/W: Read/write

Note Although a pin corresponding to P0B3 does not exist in the μ PD17103L, P0B3 is defined as a read-only flag so that it is used in a built-in macro.

10. INSTRUCTION SET

10.1 INSTRUCTION SET LIST

b14-b11 b15		0		1	
		BIN	HEX		
0 0 0 0	0	ADD	r, m	ADD	m, #n4
0 0 0 1	1	SUB	r, m	SUB	m, #n4
0 0 1 0	2	ADDC	r, m	ADDC	m, #n4
0 0 1 1	3	SUBC	r, m	SUBC	m, #n4
0 1 0 0	4	AND	r, m	AND	m, #n4
0 1 0 1	5	XOR	r, m	XOR	m, #n4
0 1 1 0	6	OR	r, m	OR	m, #n4
0 1 1 1	7	RET RETSK RORC r STOP s HALT h NOP			
1 0 0 0	8	LD	r, m	ST	m, r
1 0 0 1	9	SKE	m, #n4	SKGE	m, #n4
1 0 1 0	A				
1 0 1 1	B	SKNE	m, #n4	SKLT	m, #n4
1 1 0 0	C	BR	addr	CALL	addr
1 1 0 1	D			MOV	m, #n4
1 1 1 0	E			SKT	m, #n
1 1 1 1	F			SKF	m, #n

★ 10.2 INSTRUCTIONS

Legend

ASR: Address stack register pointed to by the stack pointer
addr: Program memory address (11 bits, high-order two bits are always set to 0)
ah : Program memory address high (3 bits, high-order two bits are always set to 0)
am : Program memory address middle (4 bits)
al : Program memory address low (4 bits)
CMP: Compare flag
CY : Carry flag
h : Halt release condition
m : Data memory address specified by mr or mc
mr: Data memory row address (high order)
mc: Data memory column address (low order)
n : Bit position (4 bits)
n4 : Immediate data (4 bits)
PC : Program counter
r : General register column address
SP : Stack pointer
s : Stop release condition
(x) : Contents addressed by x

Instruction set	Mne-monic	Operand	Operation	Machine code			
				Op code	Operand		
Add	ADD	r,m	$(r) \leftarrow (r) + (m)$	00000	mR	mc	r
		m,#n4	$(m) \leftarrow (m) + n4$	10000	mR	mc	n4
	ADDC	r,m	$(r) \leftarrow (r) + (m) + CY$	00010	mR	mc	r
		m,#n4	$(m) \leftarrow (m) + n4 + CY$	10010	mR	mc	n4
Subtract	SUB	r,m	$(r) \leftarrow (r) - (m)$	00001	mR	mc	r
		m,#n4	$(m) \leftarrow (m) - n4$	10001	mR	mc	n4
	SUBC	r,m	$(r) \leftarrow (r) - (m) - CY$	00011	mR	mc	r
		m,#n4	$(m) \leftarrow (m) - n4 - CY$	10011	mR	mc	n4
Logical operation	OR	r,m	$(r) \leftarrow (r) \vee (m)$	00110	mR	mc	r
		m,#n4	$(m) \leftarrow (m) \vee n4$	10110	mR	mc	n4
	AND	r,m	$(r) \leftarrow (r) \wedge (m)$	00100	mR	mc	r
		m,#n4	$(m) \leftarrow (m) \wedge n4$	10100	mR	mc	n4
	XOR	r,m	$(r) \leftarrow (r) \nabla (m)$	00101	mR	mc	r
		m,#n4	$(m) \leftarrow (m) \nabla n4$	10101	mR	mc	n4
Test	SKT	m,#n	$CMP \leftarrow 0$, if $(m) \wedge n = n$, then skip	11110	mR	mc	n
	SKF	m,#n	$CMP \leftarrow 0$, if $(m) \wedge n = 0$, then skip	11111	mR	mc	n
Compare	SKE	m,#n4	$(m) - n4$, skip if zero	01001	mR	mc	n4
	SKNE	m,#n4	$(m) - n4$, skip if not zero	01011	mR	mc	n4
	SKGE	m,#n4	$(m) - n4$, skip if not borrow	11001	mR	mc	n4
	SKLT	m,#n4	$(m) - n4$, skip if borrow	11011	mR	mc	n4
Rotation	RORC	r	$\Rightarrow CY \rightarrow (r)_{b3} \rightarrow (r)_{b2} \rightarrow (r)_{b1} \rightarrow (r)_{b0}$	00111	000	0111	r
Transfer	LD	r,m	$(r) \leftarrow (m)$	01000	mR	mc	r
	ST	m,r	$(m) \leftarrow (r)$	11000	mR	mc	r
	MOV	m,#n4	$(m) \leftarrow n4$	11101	mR	mc	n4
Branch	BR	addr	$PC_{10-0} \leftarrow addr$	01100	aH	aM	aL
Subroutine	CALL	addr	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC_{10-0} \leftarrow addr$	11100	aH	aM	aL
	RET		$PC \leftarrow ASR$, $SP \leftarrow SP + 1$	00111	000	1110	0000
	RETSK		$PC \leftarrow ASR$, $SP \leftarrow SP + 1$ and skip	00111	001	1110	0000
Others	STOP	s	STOP	00111	010	1111	s
	HALT	h	HALT	00111	011	1111	h
	NOP		No operation	00111	100	1111	0000

11. ELECTRICAL CHARACTERISTICS (COMMON TO THE μ PD17103L AND μ PD17103L(A))ABSOLUTE MAXIMUM RATINGS ($T_a = 25\text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions		Rated value	Unit
Supply voltage	V_{DD}			-0.3 to +7.0	V
Input voltage	V_i	P0C, P0D, $\overline{\text{RESET}}$		-0.3 to $V_{DD} + 0.3$	V
		P0B	Note 1	-0.3 to $V_{DD} + 0.3$	V
			Note 2	-0.3 to +11	V
Output voltage	V_o	P0C, P0D		-0.3 to $V_{DD} + 0.3$	V
		P0B	Note 1	-0.3 to $V_{DD} + 0.3$	V
			Note 2	-0.3 to +11	V
High-level output current	I_{OH}	Each of P0C and P0D		-5	mA
		Total of all pins		-15	mA
Low-level output current	I_{OL}	Each of P0B, P0C, and P0D		30	mA
		Total of all pins		100	mA
Operating temperature	T_{opt}			-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}			-65 to +150	$^\circ\text{C}$
Allowable dissipation	P_d	$T_a = 85\text{ }^\circ\text{C}$	16-pin plastic DIP	400	mW
			16-pin plastic SOP	190	

Notes 1. When a built-in pull-up resistor is connected with a mask option

2. When a built-in pull-up resistor is not connected with a mask option

CAPACITANCE ($T_a = 25\text{ }^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C_{in}	$f = 1\text{ MHz}$			15	pF
I/O capacitance	C_{io}	0 V for pins other than pins to be measured			15	pF

I/O: Input/output

DC CHARACTERISTICS ($T_a = -40$ to $+85$ °C, $V_{DD} = 1.8$ to 3.6 V)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
High-level input voltage	V_{IH1}	P0C, P0D		$0.7V_{DD}$		V_{DD}	V
	V_{IH2}	$\overline{\text{RESET}}$		$0.8V_{DD}$		V_{DD}	V
	V_{IH3}	P0B	Note 1	$0.8V_{DD}$		V_{DD}	V
	V_{IH4}		Note 2	$0.8V_{DD}$		9	V
Low-level input voltage	V_{IL1}	P0C, P0D		0		$0.25V_{DD}$	V
	V_{IL2}	$\overline{\text{RESET}}$		0		$0.15V_{DD}$	V
	V_{IL3}	P0B		0		$0.15V_{DD}$	V
High-level output voltage	V_{OH}	P0C, P0D $I_{OH} = -200 \mu\text{A}$		$V_{DD} - 1.0$			V
Low-level output voltage	V_{OL}	P0B, P0C, P0D $I_{OL} = 600 \mu\text{A}$				0.5	V
High-level input leakage current	I_{LH1}	P0C, P0D, $V_{IN} = V_{DD}$				5	μA
	I_{LH2}	P0B	$V_{IN} = V_{DD}$ Note 1			5	μA
	I_{LH3}		$V_{IN} = 9 \text{ V}$ Note 2			10	μA
Low-level input leakage current	I_{LIL1}	P0C, P0D, $V_{IN} = 0 \text{ V}$				-5	μA
	I_{LIL2}	P0B, $V_{IN} = 0 \text{ V}$				-5	μA
High-level output leakage current	I_{LOH1}	P0C, P0D, $V_{OUT} = V_{DD}$				5	μA
	I_{LOH2}	P0B	$V_{OUT} = V_{DD}$ Note 1			5	μA
	I_{LOH3}		$V_{OUT} = 9 \text{ V}$ Note 2			10	μA
Low-level output leakage current	I_{LOL}	P0B, P0C, P0D, $V_{OUT} = 0 \text{ V}$				-5	μA
Pull-up resistor for pin $\overline{\text{RESET}}$	R_{RES}			20	47	95	$\text{k}\Omega$
Pull-up resistor for pin P0B	R_{P0B}			5	15	30	$\text{k}\Omega$
Power supply current ^{Note 3}	I_{DD1}	Operation mode	$V_{DD} = 3 \text{ V} \pm 10 \%$, $f_{cc} = 2 \text{ MHz}$		500	900	μA
	I_{DD2}	HALT mode	$V_{DD} = 3 \text{ V} \pm 10 \%$, $f_{cc} = 2 \text{ MHz}$		400	700	μA
	I_{DD3}	STOP mode	$V_{DD} = 3 \text{ V} \pm 10 \%$		0.1	10	μA

Notes 1. When a built-in pull-up resistor is connected with a mask option

2. When a built-in pull-up resistor is not connected with a mask option

3. This current excludes the current which flows through the built-in pull-up resistors.

CHARACTERISTICS OF DATA MEMORY FOR HOLDING DATA ON LOW SUPPLY VOLTAGE IN THE STOP MODE

 (T_a = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Data hold supply voltage	V _{DDDR}		1.5		3.6	V
Data hold supply current	I _{DDDR}	V _{DDDR} = 1.5 V		0.1	5.0	μA

AC CHARACTERISTICS (T_a = -40 to +85 °C, V_{DD} = 1.8 to 3.6 V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CPU clock cycle time	t _{cy}		7.6		33	μs
High/low level width on P0B ₀ and P0B ₁	t _{PBH} t _{PBL}		100			μs
High/low level width on RESET	t _{RSH} t _{RSL}		100			μs

Remark t_{cy} = 16/fcc (fcc: frequency of the system clock oscillator)

CHARACTERISTICS OF THE OSCILLATION CIRCUIT ($T_a = -40$ to $+85$ °C, $V_{DD} = 1.8$ to 3.6 V)

★


Resonator	Recommended constant	Parameter	Conditions	Min.	Typ.	Max.	Unit
Ceramic resonator		Oscillator frequency		0.49		2.04	MHz
		Oscillation settling time	After V_{DD} reaches the minimum of the oscillation voltage range			4	ms

RECOMMENDED CERAMIC RESONATORS


★


Manufacturer	Part number	Recommended constants			Oscillation voltage range [V]	
		C1 [pF]	C2 [pF]	R2 [kΩ]	Min.	Max.
Murata Mfg.	CSB500E	220	220	0	1.8	3.6
	CSB1000J	100	100	2.2	1.8	3.6
	CSAC2.00MGCE	15	15	0	1.8	3.6

Example of connection




12. CHARACTERISTIC CURVES (REFERENCE)






Caution The maximum absolute rating is 30 mA per pin.



Caution The maximum absolute rating is -5 mA per pin.

13. PACKAGE DRAWINGS

16 PIN PLASTIC DIP (300 mil)




NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	20.32 MAX.	0.800 MAX.
B	1.27 MAX.	0.050 MAX.
C	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	0.020 ^{+0.004} _{-0.005}
F	1.1 MIN.	0.043 MIN.
G	3.5±0.3	0.138±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.25	0.01
P	1.1 MIN.	0.043 MIN.
R	0~15°	0~15°

P16C-100-300B-1

16 PIN PLASTIC SOP (300 mil)




NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.



P16GM-50-300B-3

ITEM	MILLIMETERS	INCHES
A	10.46 MAX.	0.412 MAX.
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 ^{+0.10} _{-0.05}	0.016 ^{+0.004} _{-0.003}
E	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
H	7.7±0.3	0.303±0.012
I	5.6	0.220
J	1.1	0.043
K	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}
L	0.6±0.2	0.024 ^{+0.008} _{-0.009}
M	0.12	0.005
N	0.10	0.004

16 PIN CERAMIC DIP (FOR ES)



16 PIN CERAMIC SOP (FOR ES)



ITEM	MILLIMETERS	INCHES
A	10.16	0.40
B	1.02 MAX.	0.041 MAX.
C	1.27 (T.P.)	0.05 (T.P.)
D	0.43	0.017
E	0.48 MAX.	0.019 MAX.
F	2.54 MAX.	0.10 MAX.
G	1.7	0.067
H	12.1	0.476
I	6.9	0.272
J	2.35	0.093
K	0.13	0.005
T	4.8	0.189
U	0.025 MIN.	0.0 MIN.

X16B-50B-1

★ 14. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the μ PD17103L.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

Table 14-1 Soldering Conditions for Surface-Mount Devices

μ PD17103LGS-xxx : 16-pin plastic SOP (300 mil)

μ PD17103LGS(A)-xxx: 16-pin plastic SOP (300 mil)

Soldering process	Soldering conditions	Recommended conditions
Infrared ray reflow	Peak package's surface temperature: 230 °C Reflow time: 30 seconds or less (at 210 °C or more) Number of reflow processes: 1	IR30-00-1
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Number of reflow processes: 1	VP15-00-1
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	—

Caution Do not apply two or more different soldering methods to one chip (except for partial heating method for terminal sections).

Table 14-2 Soldering Conditions for Through Hole Mount Devices

μ PD17103LCX-xxx : 16-pin plastic DIP (300 mil)

μ PD17103LCX(A)-xxx: 16-pin plastic DIP (300 mil)

Soldering process	Soldering conditions
Wave soldering (Only for leads)	Solder temperature: 260 °C or less Flow time: 10 seconds or less
Partial heating method	Terminal temperature: 260 °C or less Flow time: 10 seconds or less

Caution In wave soldering, apply solder only to the lead section. Care must be taken that jet solder does not come in contact with the main body of the package.

15. TINY MICROCONTROLLER FAMILY

Item	μPD17103	μPD17104	μPD17103L	μPD17104L	μPD17107	μPD17108	μPD17107L	μPD17108L
ROM capacity	1K bytes (512 × 16 bits)							
RAM capacity	16 × 4 bits							
Number of input/output port pins ^{Note}	11 (3)	16 (4)	11 (3)	16 (4)	11 (3)	16 (4)	11 (3)	16 (4)
System clock	Ceramic oscillation				RC oscillation			
Power supply voltage	2.7 to 6.0 V (at 2 MHz) 4.5 to 6.0 V (at 8 MHz)		1.8 to 3.6 V (at 2 MHz)		2.5 to 6.0 V (at 250 kHz) 4.5 to 6.0 V (at 1 MHz)		1.5 to 3.6 V (at 200 kHz)	
Package	• 16-pin DIP • 16-pin SOP	• 22-pin shrink DIP • 24-pin SOP	• 16-pin DIP • 16-pin SOP	• 22-pin shrink DIP • 24-pin SOP	• 16-pin DIP • 16-pin SOP	• 22-pin shrink DIP • 24-pin SOP	• 16-pin DIP • 16-pin SOP	• 22-pin shrink DIP • 24-pin SOP
PROM version	μPD17P103	μPD17P104	μPD17P103	μPD17P104	μPD17P107	μPD17P108	μPD17P107	μPD17P108

Note A number in parentheses indicates the number of input/output port pins which can be connected to pull-up resistors with mask options.

★ APPENDIX DEVELOPMENT TOOLS

The following support tools are available for developing programs for the μPD17103L.

Hardware

Name	Description
In-circuit emulator [IE-17 K IE-17K-ET ^{Note 1} EMU-17K ^{Note 2}]	<p>The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series.</p> <p>The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/ATTM through the RS-232-C interface. The EMU-17K is inserted into the extension slot of the PC-9800 series (host machine).</p> <p>Use the system evaluation board (SE board) corresponding to each product together with one of these in-circuit emulators. SIMPLEHOSTTM, a man machine interface, implements an advanced debug environment.</p> <p>The EMU-17K also enables user to check the contents of the data memory in real time.</p>
SE board (SE-17103L)	The SE-17103L is an SE board for the μPD17103, μPD17103L, or μPD17P103. It is used solely for evaluating the system. It is also used for debugging in combination with the in-circuit emulator.
Emulation probe (EP-17103CX)	The EP-17103CX is an emulation probe for the μPD17103, μPD17103L, μPD17P103, μPD17107, μPD17107L, or μPD17P107.

Notes 1. Low-end model, operating on an external power supply

2. The EMU-17K is a product of IC Co., Ltd. Contact IC Co., Ltd. (Tokyo, 03-3447-3793) for details.

Software

Name	Description	Host machine	OS		Distribution media	Part number
17K series assembler (AS17K)	AS17K is an assembler applicable to the 17K series. In developing μPD17103L programs, AS17K is used in combination with a device file (AS17103L).	PC-9800 series	MS-DOS™		5.25-inch, 2HD	μS5A10AS17K
					3.5-inch, 2HD	μS5A13AS17K
		IBM PC/AT	PC DOS™		5.25-inch, 2HC	μS7B10AS17K
Device file (AS17103L)	AS17103L is a device file for the μPD17103L and μPD17P103. It is used together with the assembler (AS17K) which is applicable to the 17K series.	PC-9800 series	MS-DOS		5.25-inch, 2HD	μS5A10AS17103 Note
					3.5-inch, 2HD	μS5A13AS17103 Note
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10AS17103 Note
Support software (SIMPLEHOST)	SIMPLEHOST, running on the Windows™, provides man-machine-interface in developing programs by using a personal computer and the in-circuit emulator.	PC-9800 series	MS-DOS	Windows	5.25-inch, 2HD	μS5A10IE17K
					3.5-inch, 2HD	μS5A13IE17K
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10IE17K

Note μSxxxxAS17103 indicates the AS17103, AS17104, AS17107, AS17108, AS17103L, AS17104L, AS17107L, or AS17108L.

Remark The following table lists the versions of the operating systems described in the above table.

OS	Versions
MS-DOS	Ver. 3.30 to Ver. 5.00A Note
PC DOS	Ver. 3.1 to Ver. 5.0 Note
Windows	Ver. 3.0 to Ver. 3.1

Note MS-DOS versions 5.00 and 5.00A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages.

Cautions on CMOS Devices

① Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins. Also handle boards on which MOS devices are mounted in the same way.

② CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level. Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the V_{DD} or GND pin through a resistor. If handling of unused pins is documented, follow the instructions in the document.

③ Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on. Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined. When you turn on a device having a reset function, be sure to reset the device first.

[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

SIMPLEHOST is a trademark of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

IBM PC/AT and PC DOS are trademarks of IBM Corporation.