

**A.C. PLASMA PANEL DRIVER**

- 32-BIT SHIFT REGISTER WITH LATCHES
- DECODING LOGIC CIRCUIT
- LOW TO HIGH VOLTAGE INTERFACE FOR DIRECT CONNECTION TO 32 ELECTRODES




**DESCRIPTION**

UEB4732 is a BIMOS\* IC's especially designed to provide selective and sustain signals needed by the X and Y electrodes of an A.C. plasma panel.


Realizing a complete A.C. plasma panel control system requires only UEB4732 and two high voltage common amplifiers for rows and columns of the panel. The whole network is driven by a few CMOS logical signals.

\* Bipolar CMOS and complementary DMOS on same chip.

**PIN CONNECTION**



TYPICAL APPLICATION




## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC1}$	Logic Supply Voltage	18	V
$V_{A2}$	$V_{A2}$ Voltage ( $V_{A2} \geq V_{A3}$ )	120	V
$V_{A3}$	$V_{A3}$ Voltage	10	V
$V_i$	Input Voltage Range	- 0.3 to $V_{CC1} + 0.3$	V

NOTE: Voltage values are with respect to network ground terminal (ground logic).

## SCHEMATIC DIAGRAM



## ELECTRICAL OPERATING CHARACTERISTICS (over recommended operating range)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{OH}$	High Level Dropout Voltage (for one output) $V_{A2} > 20$ V - $I_{OH} = -10$ mA - $I_{OH} = -20$ mA		5 10	10 20	V
$V_{OL}$	Low Level Dropout Voltage (for one output) $V_{A3} = \text{Ground}$ - $I_{OL} = 10$ mA - $I_{OL} = 20$ mA		5 10	10 20	V
$V_{OK}$	Dropout Clamp Voltage - $I_O = \pm 100$ mA in One Output - $I_O = \pm 100$ mA Simultaneously in the 32 Outputs			2 3	V
$f_{clock}$	Maximum Clock Pulse Frequency	4	8		MHz

\* All typical values are at  $V_{CC1} = 12$  V,  $T_{amb} = 25$  °C.

**RECOMMENDED OPERATING CONDITIONS** (voltage values are referred to logic ground of the IC)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Logic Supply Voltage	10		15	V
V <sub>A2</sub>	V <sub>A2</sub> Voltage (V <sub>A2</sub> ≥ V <sub>A3</sub> )	- 0.6		120	V
V <sub>A3</sub>	V <sub>A3</sub> Voltage	- 0.6		10	V
I <sub>O</sub>	Peak Current (for one output) - High Level V <sub>A2</sub> > 20 V - Low Level V <sub>A3</sub> = Ground		- 20 20		mA
I <sub>O</sub>	Peak Clamp Current (for one output)		± 100		mA
T <sub>amb</sub>	Operating Free Air Temperature UEB4732	0		+ 70	°C

**FUNCTION TABLE**

Functions	Data	Inputs		Strobe	Shift Register			Latches			Outputs					
		Clock	Inv.		R1	R2	R32	L1	L2	L32	O1	O2	O32			
LOAD	H	↑	X	X	H	R1n	R31n	R1s	R2s	R32s	Levels at O1 through O32 depend on Inv. and strobe (see "strobe").					
	L	↑	X	X	L	R1n	R31n	R1s	R2s	R32s						
LATCH	X	H	L	↓	R1n	R2n	R32n	R1n	R2n	R32n	R1n	R2n	R32n			
	X	H	H	↓	R1n	R2n	R32n	R1n	R2n	R32n	R1n	R2n	R32n			
STROBE	X	X	L	L	Levels at R1 through R32 depend only on data and clock (see "load").			R1s	R2s	R32s	R1s	R2s	R32s			
	X	X	H	L				R1s	R2s	R32s	R1s	R2s	R32s	R1s	R2s	R32s
	X	X	L	H				R1	R2	R32	L	L	L	L	L	L
	X	X	H	H				R1	R2	R32	H	H	H	H	H	H

H = High level

L = Low level

X = Irrelevant

↑ = Low to high transition

↓ = High to low transition

For the outputs, the high level (H) is V<sub>A2</sub>, the low level (L) is V<sub>A3</sub>.


R1.....R32 = Levels currently at internal outputs of shift register.

R1n....R32n = Levels at shift register outputs R1 through R32, respectively, before the most recent ↑ transition of clock.

R1s....R32s = Levels at shift register outputs R1 through R32, respectively, before the most recent ↓ transition of strobe (levels currently stored by the 32 latches L1 through L32).

R1s.....R32s = Logical inversion of R1s.....R32s.

## SCHEMATIC OF ONE OUTPUT STAGE



## DESCRIPTION

The UEB4732 is designed to provide easily the line and the column select operation of a plasma display panel. For an use on the X axis of the panel, the Inv. input is set at a steady low level, the outputs are normally low and are selectively switched high when the strobe input is low. For an use on the Y axis of the panel, the Inv. input is set at a steady high level, the outputs are normally high and are selectively switched low when the strobe input is low (the 32 bit data is inverted).


The Inv. input may also be used as a sustain input : when strobe is high, if the Inv. input is switched low, all outputs switch low, if the Inv. input is switched high, all outputs switch high.

Data is entered serially in the shift register, on the low to high level transition of clock. It is stored in the 32 latches on the high to low level transition of strobe, so the outputs are stable during the low level of strobe, regardless of the state of clock and data, and a new data can be entered immediately.

*The logical voltage reference (ground logic) and the high voltage reference ( $V_{A3}$ ) are separated to avoid disturbances.*

All output stages are complementary DMOS and contain clamp diodes to the  $V_{A2}$  and  $V_{A3}$  supply inputs. These diodes are designed to provide the peak current of the sustaining signal (typ. 100 mA/output) without distortion of the signal.

TIMING DIAGRAM



**Note :** X mode circuits are referred to ground.  
 Y mode ones are floating on sustaining voltage.  
 In X mode, Inv. input is low.  
 In Y mode, Inv. input is high.