Advanced Regulating Pulse Width Modulators

FEATURES

- Fully Interchangeable with Standard UC1524 Family
- Precision Reference Internally Trimmed to ±1%
- High-Performance Current Limit
 Function
- Under-Voltage Lockout with Hysteretic Turn-on
- Start-Up Supply Current Less Than 4mA
- Output Current to 200mA
- 60V Output Capability
- Wide Common-Mode Input Range for both Error and Current Limit Amplifiers
- PWM Latch Insures Single Pulse per Period
- Double Pulse Suppression
 Logic
- 200ns Shutdown through PWM Latch
- Ensured Frequency Accuracy
- Thermal Shutdown Protection

DESCRIPTION


The UC1524A family of regulating PWM ICs has been designed to retain the same highly versatile architecture of the industry standard UC1524 (SG1524) while offering substantial improvements to many of its limitations. The UC1524A is pin compatible with "non-A" models and in most existing applications can be directly interchanged with no effect on power supply performance. Using the UC1524A, however, frees the designer from many concerns which typically had required additional circuitry to solve.

The UC1524A includes a precise 5V reference trimmed to $\pm 1\%$ accuracy, eliminating the need for potentiometer adjustments; an error amplifier with an input range which includes 5V, eliminating the need for a reference divider; a current sense amplifier useful in either the ground or power supply output lines; and a pair of 60V, 200mA uncommitted transistor switches which greatly enhance output versatility.

An additional feature of the UC1524A is an under-voltage lockout circuit which disables all the internal circuitry, except the reference, until the input voltage has risen to 8V. This holds standby current low until turn-on, greatly simplifying the design of low power, off-line supplies. The turn-on circuit has approximately 600mV of hysteresis for jitter-free activation.

Other product enhancements included in the UC1524A's design include a PWM latch which insures freedom from multiple pulsing within a period, even in noisy environments, logic to eliminate double pulsing on a single output, a 200ns external shutdown capability, and automatic thermal protection from excessive chip temperature. The oscillator circuit of the UC1524A is usable beyond 500kHz and is now easier to synchronize with an external clock pulse.


The UC1524A is packaged in a hermetic 16-pin DIP and is rated for operation from -55°C to +125°C. The UC2524A and 3524A are available in either ceramic or plastic packages and are rated for operation from -40°C to +85°C and 0°C to 70°C, respectively. Surface mount devices are also available.



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage (VIN) 40V |
|---|
| Collector Supply Voltage (Vc) 60V |
| Output Current (each Output) |
| Maximum Forced Voltage (Pin 9, 10)3 to +5V |
| Maximum Forced Current (Pin 9, 10) |
| Reference Output Current |
| Oscillator Charging Current 5mA |
| Power Dissipation at TA = +25°C 1000mW |
| Power Dissipation at Tc = +25°C 2000mW |
| Operating Temperature Range55°C to +125°C |
| Storage Temperature Range65°C to +150°C |
| Lead Temperature, (Soldering, 10 seconds)+300°C |
| Note: Consult packaging section of Databook for thermal limita- |
| tions and considerations of package. |



CONNECTION DIAGRAMS

| PLCC-20, LCC-20 (TOP VIEW) | | | | | | | |
|----------------------------|-----------------|--------|--|--|--|--|--|
| Q or L Package | PACKAGE PIN FUI | NCTION | | | | | |
| | FUNCTION | PIN | | | | | |
| | N/C | 1 | | | | | |
| | Inv. Input | 2 | | | | | |
| 3 2 1 20 19 | Non-Inv. Input | 3 | | | | | |
| | OSC/SYNC | 4 | | | | | |
| | C.L. (+) sense | 5 | | | | | |
| (5 17) | N/C | 6 | | | | | |
| (6 16) | C.L. (-) sense | 7 | | | | | |
| (7 15) | RT | 8 | | | | | |
| (8 14) 14) | Ст | 9 | | | | | |
| 9 10 11 12 13 | Ground | 10 | | | | | |
| | N/C | 11 | | | | | |
| | Compensation | 12 | | | | | |
| | Shutdown | 13 | | | | | |
| | Emitter A | 14 | | | | | |
| | Collector A | 15 | | | | | |
| | N/C | 16 | | | | | |
| | Collector B | 17 | | | | | |
| | Emitter B | 18 | | | | | |
| | +VIN | 19 | | | | | |
| | +5V VREF | 20 | | | | | |
| | | 1 | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1524A, -40° to +85°C for the UC2524A, and 0°C to + 70°C for the UC3524A; VIN = VC = 20V, TA = TJ.

| | | UC152 | 24A / UC | 2524A | - L - L | UNITS | | |
|-------------------------|--|-------|----------|-------|---------|-----------------|------|-------|
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | ТҮР | MAX | 1 |
| Turn-on Characteristics | | | | | 1 | 1 | | , E |
| Input Voltage | Operating Range after Turn-on | 8 | | 40 | 8 | | 40 | V |
| Turn-on Threshold | | 6.5 | 7.5 | 8.5 | 6.5 | 7.5 | 8.5 | V |
| Turn-on Current | VIN = 6V | | 2.5 | 4 | | 2.5 | 4 | mA |
| Operating Current | VIN = 8 to 40V | | 5 | 10 | | 5 | 10 | mA |
| Turn-on Hysteresis* | | 0.5 | | | 0.5 | | V | |
| Reference Section | | | | | 1 | 1 ¹¹ | | |
| Output Voltage | $T_J = 25^{\circ}C$ | 4.95 | 5.00 | 5.05 | 4.90 | 5.00 | 5.10 | V |
| | Over Operating Range | 4.9 | | 5.1 | 4.85 | | 5.15 | V |
| Line Regulation | VIN = 10 to $40V$ | | 10 | 20 | | 10 | 30 | mV |
| Load Regulation | IL = 0 to 20 mA | | 20 | 25 | | 20 | 35 | mV |
| Temperature Stability* | Over Operating Range* | | 20 | 25 | | 20 | 35 | mV |
| Short Circuit Current | $VREF = 0, 25^{\circ}C \le T_J \le 125^{\circ}C$ | 1 | 80 | 100 | 1 | 80 | 100 | mA |
| Output Noise Voltage* | $10Hz \le f \le 10kHz$, TJ = $25^{\circ}C$ | | 40 | | | 40 | | μVrms |
| Long Term Stability* | TJ =125°C, 1000 Hrs. | | 20 | 50 | | 20 | 50 | mV |

* These parameters are ensured by design but not 100% tested in production.

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1524A, -40° to +85°C for the UC2524A, and 0°C to + 70°C for the UC3524A; VIN = Vc = 20V, TA = TJ.

| | | UC152 | 4A / UC | 2524A | UC3524A | | | UNITS |
|--|---|-------|---------|-------|---------|---------|------|---------|
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | |
| Oscillator Section (Unless otherw | vise specified, $RT = 2700\Omega$, $CT = 0.01$ n | nfd) | | | | | | |
| Initial Accuracy | TJ = 25°C | 41 | 43 | 45 | 39 | 43 | 47 | kHz |
| - | Over Operating Range | 40.2 | | 45.9 | 38.2 | | 47.9 | kHz |
| Temperature Stability* | Over Operating Temperature Range | | 1 | 2 | | 1 | 2 | % |
| Minimum Frequency | Rτ = 150kΩ, Cτ = 0.1mfd | | | 140 | | | 120 | Hz |
| Maximum Frequency | Rτ = 2.0kΩ, Cτ = 470pF | 500 | | | 500 | | | kHz |
| Output Amplitude* | | 3 | 3.5 | | 3 | 3.5 | | V |
| Output Pulse Width* | | 0.29 | 0.5 | 1.0 | 0.3 | 0.5 | 1.0 | μs |
| Ramp Peak | | 3.3 | 3.5 | 3.7 | 3.3 | 3.5 | 3.7 | V |
| Ramp Valley | TJ = 25°C | 0.7 | 0.8 | 0.9 | 0.7 | 0.8 | 0.9 | V |
| Ramp Valley T.C. | | | -1.0 | | | -1.0 | | mV/°C |
| Error Amplifier Section (Unless of | otherwise specified, Vсм = 2.5V) | | | | | | | · · · . |
| Input Offset Voltage | | | 0.5 | 5 | | 2 | 10 | mV |
| Input Bias Current | | | 1 | 5 | | 1 | 10 | μA |
| Input Offset Current | | | .05 | 1 | | 0.5 | 1 | μA |
| Common Mode Rejection Ratio | VCM = 1.5 to 5.5V | 70 | 80 | | 70 | 80 | | dB |
| Power Supply Rejection Ratio | VIN = 10 to 40V | 70 | 80 | 0 | 70 | 80 | | dB |
| Output Swing (Note 1) | | 5.0 | | 0.5 | 5.0 | | 0.5 | V |
| Open Loop Voltage Gain | $\Delta VO= 1 \text{ to } 4V, \text{ RL} \geq 10 M\Omega$ | 72 | 80 | | 64 | 80 | | dB |
| Gain-Bandwidth* | $T_J = 25^{\circ}C, Av = 0dB$ | 1 | 3 | | 1 | 3 | | MHz |
| DC Transconductance*§ | $T_J = 25^{\circ}C$, $30k\Omega \le RL \le 1M\Omega$ | 1.7 | 2.3 | | 1.7 | 2.3 | | mS |
| P.W.M. Comparator ($RT = 2k\Omega$, C | т = 0.01mfd) | | | | | 1.1 | | |
| Minimum Duty Cycle | VCOMP = 0.5V | | | 0 | + | | 0 | % |
| Maximum Duty Cycle | VCOMP = 3.8V | 45 | | | 45 | | 1 | % |
| Current Limit Amplifier (Unless of | otherwise specified, Pin 5 = 0V) | | | | | | | 1.1 |
| Input Offset Voltage | $T_J = 25^{\circ}C$, E/A Set for Maximum Output | 190 | 200 | 210 | 180 | 200 | 220 | mV |
| | Over Operating Temperature Range | 180 | | 220 | 170 | | 230 | mV |
| Input Bias Current | | | -1 | -10 | | -1 | -10 | μA |
| Common Mode Rejection Ratio | V(pin 5) = -0.3V to + 5.5V | 50 | 60 | | 50 | 60 | | dB |
| Power Supply Rejection Ratio | VIN = 10 to 40V | 50 | 60 | | 50 | 60 | | dB |
| Output Swing (Note 1) | Minimum Total Range | | | 0.5 | 5.0 | | 0.5 | V |
| Open-Loop Voltage Gain | $\Delta Vo = 1$ to 4V, RL $\ge 10M\Omega$ | 70 | 80 | | 70 | 80 | | dB |
| Delay Time* | Pin 4 to Pin 9, $\Delta VIN = 300mV$ | | 300 | | | 300 | | ns |
| Output Section (Each Output) | | | | | | 11 1 | | |
| Collector Emitter Voltage | Ic = 100µA | 60 | 80 | | 60 | 80 | | V |
| Collector Leakage Current | VCE = 50V | | .1 | 20 | | .1 | 20 | μA |

* These parameters are ensured by design but not 100% tested in production.

§ DC transconductance (gM) relates to DC open-loop voltage gain according to the following equation: Av = gMRL where RL is the resistance from pin 9 to the common mode voltage.

The minimum gM specification is used to calculate minimum Av when the error amplifier output is loaded.


Note 1: Min Limit applies to output high level, max limit applies to output low level.


ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1524A, -40° to $+85^{\circ}C$ for the UC2524A, and $0^{\circ}C$ to $+70^{\circ}C$ for the UC3524A; VIN = VC = 20V. $T_A = T_J$.


| | | UC152 | 4A / UC | 2524A | l | UNITS | | |
|---------------------------------|---|---------|---------|-----------|---------|---------|-----------|--------|
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | |
| Output Section (cont.) (Each C | utput) | | | | | | | |
| Saturation Voltage | Ic = 20mA Ic = 200mA | | .2 1 | .4 2.2 | | .2 1 | .4 2.2 | V V |
| Emitter Output Voltage | IE = 50 mA | 17 | 18 | | 17 | 18 | | V |
| Rise Time* | $T_J = 25^{\circ}C, R = 2k\Omega$ | | 120 | 400 | 1 | 120 | 400 | ns |
| Fall Time* | $T_J = 25^{\circ}C, R = 2k\Omega$ | | 25 | 200 | | 25 | 200 | ns |
| Comparator Delay* | $T_J = 25^{\circ}C$, Pin 9 to output | - 4 | 300 | | · · · · | 300 | | ns |
| Shutdown Delay* | T _J = 25°C, Pin 10 to output | | 200 | | | 200 | 1 | ns |
| Shutdown Threshold | $T_J = 25^{\circ}C$, $R_C = 2k\Omega$ | 0.6 | .7 | 1.0 | 0.6 | .7 | 1.0 | V |
| S/D Threshold Over Temp. | Over Operating Temperature Range | 0.4 | | 1.2 | 0.4 | | 1.0 | V |
| Thermal Shutdown* | | | 165 | | | 165 | | °C |


* These parameters are ensured by design but not 100% tested in production.

OPEN-LOOP CIRCUIT









6



www.ti.com

9-May-2012

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| 5962-8764502EA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | Add to cart |
| UC1524AJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | Add to cart |
| UC1524AJ883B | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | Add to cart |
| UC1524AL | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | Add to cart |
| UC1524AL883B | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | Add to cart |
| UC2524ADW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC2524ADWG4 | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC2524ADWTR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC2524ADWTRG4 | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC2524AJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | Add to cart |
| UC2524AN | ACTIVE | PDIP | Ν | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | Add to cart |
| UC2524ANG4 | ACTIVE | PDIP | Ν | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | Add to cart |
| UC3524ADW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC3524ADWG4 | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC3524ADWTR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC3524ADWTRG4 | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Add to cart |
| UC3524AJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | Add to cart |
| UC3524AN | ACTIVE | PDIP | Ν | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | Add to cart |
| UC3524ANG4 | ACTIVE | PDIP | Ν | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | Add to cart |

⁽¹⁾ The marketing status values are defined as follows:



www.ti.com

9-May-2012

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1524A, UC2524A, UC2524AM, UC3524A, UC3524AM :

• Catalog: UC3524A, UC2524A, UC3524AM, UC3524A

• Military: UC2524AM, UC1524A, UC1524A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

| *A | Il dimensions are nominal | | | | | | | | | | | | |
|----|---------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | UC2524ADWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| | UC3524ADWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC2524ADWTR | SOIC | DW | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| UC3524ADWTR | SOIC | DW | 16 | 2000 | 367.0 | 367.0 | 38.0 |

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| Products | | Applications | |
|------------------------|---------------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Mobile Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated