National Semiconductor

μ A9708 6-Channel 8-Bit μ P Compatible A/D Converter

General Description

The μ A9708 is a single slope 8-bit, 6-channel ADC subsystem that provides all of the necessary analog functions for a microprocessor-based data control system. The device uses an external microprocessor system to provide the necessary addressing, timing and counting functions and includes a 1-of-8 decoder, 8-channel analog multiplexer, sample and hold, ramp integrator, precision ramp reference, and a comparator on a single monolithic chip.

Features

- MPU compatible
- Excellent linearity over full temperature range ±0.2% maximum
- Typical 300 µs conversion time per channel
- Wide dynamic range includes ground
- Auto-zero and full-scale correction capability
- Ratiometric conversion—no precision reference required
- Single-supply operation
- TTL compatible
- Does not require access to data bus or address bus



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Supply Voltage (V _{CC}) | 18V |
|---|-----------------|
| Comparator Output (Ramp Stop) | -0.3V to +18V |
| Analog Input Range | -0.3V to $+30V$ |
| Digital Input Range | -0.3V to +30V |
| Output Sink Current | 10 mA |
| Storage Temperature Range | -65°C to +150°C |
| Continuous Total Dissipation Ceramic DIP Package | 900 mW |
| Molded DIP Package | 1000 mW |
| | |

| Pin Temperature Ceramic DIP (Soldering, 60 Sec.) Molded DIP (Soldering, 10 Sec.) | 300°C 260°C |
|--|-----------------|
| Operating Ratings (Note 1) | |
| Operating Temperature Range | |
| µA9708PC, µA9708DC | 0°C to +70°C |
| μA9708DM | -55°C to +125°C |
| Supply Voltage (V _{CC}) | 4.75V to 15V |
| Reference Voltage | |
| (V _{REF}) (Note 2) | 2.8V to 5.25V |
| Ramp Capacitor (C _H) | 300 pF |

12 µA to 50 µA

0V to VREF

1.6 mA

Electrical Characteristics

Over recommended operating conditions, $V_{CC} = 5.0V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$ for μ A9708DM and $0^{\circ}C \le T_A \le +70^{\circ}C$ for μ A9708DC or μ A9708DC; unless otherwise specified.

Reference Current (I_R)

Ramp Stop Output Current

Analog Input Range

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|----------------|--|--|------|-------|------|-------|
| EA | Conversion Accuracy | Over Entire Temperature Range (Note 3) | | ±0.2 | ±0.3 | % |
| ER | Linearity | Applies to Any One Channel (Note 4) | | ±0.08 | ±0.2 | % |
| VOSM | Multiplexer Input Offset Voltage | Channel ON | | 2.0 | 4.0 | mV |
| t _C | Conversion Time per Channel | Analog Input = 0V to V_{REF} C _H = 300 pF, I _{REF} = 50 μ A | | 296 | 350 | μs |
| t _A | Acquisition Time | C _H = 1000 pF | | 20 | 40 | μs |
| IA | Acquisition Current | | 150 | | | μΑ |
| to | Ramp Start Delay Time | | | 100 | | ns |
| t _M | Multiplexer Address Time | | | 1.0 | | μs |
| VIH | Digital Input HIGH Voltage | A0, A1, A2, Ramp Start | 2.0 | | | V |
| VIL | Digital Input LOW Voltage | A0, A1, A2, Ramp Start | | | 0.8 | V |
| I _B | Analog Input Current | Channel ON or OFF | -3.0 | -1.0 | | μA |
| կլ | Input LOW Current | A0, A1, A2, Ramp Start = 0.4V | -15 | -5 | | μA |
| łн | Input HIGH Current | A0, A1, A2, Ramp Start = 5.5V | | | 1.0 | μA |
| los | Input Offset Current | | | 1.0 | 3.0 | μA |
| ЮН | Comparator Logic "1" Output Leakage Current | V _{OH} = 15V | | | 10 | μA |
| VOL | Comparator Logic "0" Output Voltage | $I_{OL} = 1.6 \text{ mA}$ | | | 0.4 | V |
| PSRR | Power Supply Rejection Ratio | (Note 5) | 40 | | | dB |
| | Cross Talk between Any Two Channels | (Note 6) | 60 | | | dB |
| lcc | Power Supply Current | $V_{\rm CC} = 5V$ to 15V, $I0 = 0$ | | 7.5 | 15 | mA |
| CIN | Input Capacitance | | | 3.0 | | pF |
| COUT | Comparator Output Capacitance | | | 5.0 | | pF |

Note 1: Absoute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits.

Note 2: VREF should not exceed VCC - 2V.

Note 3: Conversion accuracy is defined as the deviations from a straight line drawn between the points defined by channel address 000 (0 scale) and channel address 111 (full scale) for all channels.

Note 4: Linearity is defined as the deviation from a straight line drawn between the 0 and full scale points for each channel.

Note 5: Power supply rejection ratio is defined as the conversion error contributed by power supply voltage variations while resolving mid scale on any channel.

Note 6: Cross Talk between channels = $20 \log \frac{\Delta V_{CH}}{\Delta V_i}$.

Timing Diagram and Test Circuits





TL/H/10409-8

Input Timing:

 $t_{A} > 400 \ \mu s$ $V_{REF} = \left(\frac{3.3 \ k\Omega}{2 \ k\Omega + 3.3 \ k\Omega}\right) 5V = 3.1$

$$I_{\rm R} = \frac{5 - 3.1}{100 \, \rm k\Omega} = 19 \, \mu \rm A$$

 $\mathbf{t_{R}}_{max}$ = full scale ramp time

$$=\frac{0.01 \times 10^{-6}}{19 \times 10^{-6}} \times 3.1 = 1.6 \text{ ms}$$

Note: For evaluation purposes, the ramp start timing generation can be implemented with an LM555 timer (astable operation) or MPU evaluation kit, and a time interval meter for ramp time measurement. The TIM meter will measure the time between to 0 to 1 transition of the ramp start and the 1 to 0 transition of the ramp stop. The ramp stop is open collector, and must have an external pull-up resistor to V_{CC}.







TL/H/10409-10

FIGURE 4. Static Measurements

Functional Description

This Analog to Digital Converter is a single-slope 8-bit, 6channel A/D converter that provides all of the necessary analog functions for a microprocessor-based data/control system. The device uses the processor system to provide the necessary addressing, timing and counting functions and includes a 1-of-8 decoder, 8-channel analog multiplexer, sample and hold, precision current reference, ramp integrator and comparator on a single monolithic chip.

Applications that require auto-zero or auto-calibration, (See *Figures 5–8*) can use selection of address 000 and 111, for input address lines A0–A2, in conjunction with the arithmetic capability of a microprocessor to provide ground and scaling factors. Address 0, 0, 0 internally connects the input of the ramp generator to ground and may be used for zero offset correction in subsequent conversions. Address 1, 1, 1, internally connects the input of the ramp generator to the voltage reference, V_{REF}, and may be used for scale factor correction in subsequent conversions. For the following, refer to the Functional Block Diagram.

Six separate external analog voltage inputs may come into terminals 11-16 and the specific analog input to be converted is selected via address terminals A0-A2. The analog input voltage level is transferred to the external ramp capacitor connected to pin 4 when the input to the ramp start terminal (pin 3) is at a logic 0 (See *Figure 1*). The time to charge the capacitor is the acquisition time which is a function of the output impedance of an amplifier internal to the A/D converter and the value of the capacitor. After charging the external capacitor the ramp start terminal is switched to a logic 1 which introduces a high impedance or.

The capacitor begins to discharge at a controlled rate. The controlled rate of discharge (ramp) is established by the external reference voltage, the external reference resistor, the value of the external capacitor and the internal leakage of the A/D converter. Connected to the capacitor terminal is a

Functional Description (Continued)



 $C_{ount}(n) = \frac{V_{IN}}{V_{REF}} \times 256$ FIGURE 5. Ideal Transfer Function

comparator internal to the A/D converter with its output going to the ramp stop terminal (pin 7). The comparator output is a logic one when the capacitor is charged and switches to a logic 0 when the capacitor is in a discharged state. The ramp time is from the time when ramp start goes HIGH (logic "1") to when ramp stop goes LOW (logic "0"). The microprocessor must be programmed to determine this conversion time. The ideal (no undesirable internal source impedances, leakage paths, errors on levels where comparator switches or delay time) conversion time is calculated as follows:

Ramp Time = V1
$$\frac{C_H}{I_R}$$

Where V1 = Analog Input Voltage Being Measured C_H = External Ramp Capacitor $I_R = \frac{V_{CC} - V_{REF}}{R_{REF}}$

In actual use the errors due to a nonideal A/D converter can be minimized by using a microprocessor to make the calculations. (See *Figures 5* through *8*.)

| Input Address Line | | | Selected | | | | |
|--------------------|----|----|--------------|--|--|--|--|
| A2 | A1 | A0 | Analog Input | | | | |
| 0 | 0 | 0 | Ground | | | | |
| 0 | 0 | 1 | 11 | | | | |
| 0 | 1 | 0 | 12 | | | | |
| 0 | 1 | 1 | 13 | | | | |
| 1 | 0 | 0 | 14 | | | | |
| 1 | 0 | 1 | 15 | | | | |
| 1 | 1 | 0 | 16 | | | | |
| 1 | 1 | 1 | VREF | | | | |



Typical Applications

Application Suggestions and Formulas

- 1. The capacitor node impedance is approximately 30 $\mu\Omega$ and should have no parallel resistance for proper operation.
- 2. t_R when $V_{IN}=0V$ will be finite (i.e., the comparator will always toggle for V_{IN} \geq 0V).
- 3. The ramp stop output is open collector, and an external pull-up resistor is required.
- 4. All digital inputs and outputs are TTL compatible.
- 5. For proper operation, timing commences on the 0 to 1 transition of ramp start and terminates on the 1 to 0 transition of ramp stop.

6.
$$t_A \ge \frac{C_H}{150 \ \mu A - I_R} \times V_{REF}$$
 (See Figure 1)
7. t_R (ramp time) $= \frac{C_H}{I_R \times V_{IN}}$, $t_R|_{max} = \frac{C_H}{I_R} \times V_{REF}$

$$8. I_{\mathsf{R}} = \frac{\mathsf{V}_{\mathsf{CC}} - \mathsf{V}_{\mathsf{RE}}}{\mathsf{R}_{\mathsf{REF}}}$$

9. $2V \le V_{REF} \le (V_{CC} - 2V)$

- 10. Address lines A0, A1, A2 must be stable throughout the sampling interval, t_A.
- 11. Pin 6 (R_{REF}) should be bypassed to ground via a 0.02 μF capacitor.

Microprocessor Considerations

Several alternatives exist from a hardware/software standpoint in microprocessor based systems using the μ A9708.

- The ramp time measurement may be implemented in software using a register increment, followed by a branch back depending on the status of the ramp stop.
- Alternately, the ramp stop may be tied into the interrupt structure in systems containing a programmable binary timer. This scheme has the following advantages:
 - a. The CPU is not committed during the ramp time interval.
 - b. It requires only 4 bits of an I/O port for control signals.
- The auto-zero/auto-full-scale (See Figures 5-8) should use double precision, rounded (as opposed to truncated) arithmatics. Several points are worth noting:
 - a. The subtractions are single op code instructions.
 - b. The full scale correction uses a multiply by 256 and can be accomplished by a shift left 8 bits (usually one instruction) or placing (N N_Z) in the MSB register and setting the LSB register to zero, for the double precision divide.
 - c. The divisor (N_{F.S.} N_Z) of the MSB register will always be zero.

These schemes have the following advantages:

- a. No access to the data bus or address bus is required, by the A/D system.
- b. 4 I/O bits completely support the A/D system.
- c. Since auto full scale/auto zero are implemented in software and long term drift (aging) effects are eliminated.
- d. Software overhead is minimal (typically 30 bytes).
- e. Where ratiometric operation is permissible, the 4 external components may be $\pm 5\%$ tolerance, including the power supply.



Note: ΔV₁ = (Applied Force) and can be Linearized (if necessary) in Software. FIGURE 9. Ratiometric Strain Gage Sensore/Controller TL/H/10409-11



Applications

Beverage Brewers/Dispensers Chemical Solution Control Automatic Liquid Mixing Control $\text{Ramp Current} = I_{\text{R}} = V_{\text{CC}} \left(\frac{\text{R}_{1}}{\text{R}_{1} + \text{R}_{2}} \right) \left(\frac{1}{\text{R}_{3}} \right)$ $v_{I} = \left(\frac{R_{X}}{R_{X} + R_{B}}\right) v_{CC+}$ $\text{Ramp Time} = V_{I}\left(\frac{C_{H}}{I_{R}}\right) = \left(\frac{R_{X}}{R_{X} + R_{B}}\right)\left(1 + \frac{R_{2}}{R_{1}}\right)\left(C_{H}R_{3}\right)$

FIGURE 10