Features

- Programmable DMUX Ratio:
 - 1:4: Data Rate Max = 1 Gsps
 - PD (8b/10b) < 4.3/4.7 W (ECL 50Ω output)
 - 1:8: Data Rate Max = 2 Gsps
 - PD (8b/10b) < 6/6.9 W (ECL 50Ω output)</p>
 - 1:16 with 1 TS8388B or 1 TS83102G0 and 2 DMUX
- Parallel Output Mode
- 8-/10-bit
- ECL Differential Input Data
- DataReady or DataReady/2 Input Clock
- Input Clock Sampling Delay Adjust
- Single-ended Output Data:
 - Adjustable Common Mode and Swing
 - Logic Threshold Reference Output
 - (ECL, PECL, TTL)
- Asynchronous Reset
- Synchronous Reset
- ADC + DMUX Multi-channel Applications:
 - Stand-alone Delay Adjust Cell for ADCs Sampling Instant Alignment
- Differential Data Ready Output
- Built-in Self Test (BIST)
- Dual Power Supply $V_{EE} = -5V$, $V_{CC} = +5V$
- Radiation Tolerance Oriented Design (More than 100 Krad (Si) Expected)
- TBGA 240 (Cavity Down) Package

Description

The TS81102G0 is a monolithic 10-bit high-speed (up to 2 GHz) demultiplexor.

The DMUX is designed to run with all kinds of ADCs and more specifically, it fits perfectly with Atmel high-speed ADC 8-bit 1 Gsps TS8388B, ADC 10-bit 2 Gsps TS83102G0 and ADC 8-bit 4 Gsps TS83084G0.

The TS81102G0 uses an innovative architecture, including a sampling delay adjust and tunable output levels.

This DMUX allows users to process the high-speed output data stream down to processor speed. It uses the very high-speed bipolar technology (25 GHz NPN cut-off frequency).



DMUX 8-/10-bit 2 GHz 1:4/8


TS81102G0





Block Diagram

Figure 1. Block Diagram



TS81102G0

Internal TimingThis diagram corresponds to an established operation of the DMUX with Synchronous Reset.Diagram




Figure 2. Internal Timing Diagram





Functional Description

The TS81102G0 is a demultiplexer based on an advanced high-speed bipolar technology featuring a cutoff frequency of 25 GHz.

Its role is to reduce the data rate so that the data could be processed at the DMUX output.

The TS81102G0 provides 2 programmable ratios: 1:4 and 1:8.

The maximum data rate is 1 Gsps for 1:4 ratio and 2 Gsps for 1:8 ratio.

The TS81102G0 is able to process 8 or 10 bits data flow.

The input clock can be ECL differential signal or single-ended DC coupled signal. Moreover it could be DataReady or DataReady/2 clock.

The input digital data must be ECL differential signals.

The output signals (Data Ready, digital data and Reference voltage) are adjustable with VplusD independent power supply. Typical output modes are ECL, PECL or TTL.

The Data Ready output is a differential signal.

The digital output data and Reference voltages are single-ended signals.

The TS81102G0 is started by an Asynchronous Reset. A Synchronous Reset enables the user to re-synchronize the output port selection and to minimize possible loss of data that could occur within the DMUX.

A delay adjust cell is available to ensure a good phase between input clock and input data of the DMUX.

Another delay adjust cell is available to control ADCs sampling instant alignment, in case of ADCs interleaving.

A 10 bits generator is implemented in the TS81102G0, the Built-In Self Test (BIST). This test sequence is very useful for testing the DMUX at first use.

A fine tuning of the output swing is also available.


The TS81102G0 can be used with the following Atmel ADCs:

- TS8388B(F/G), 8-bit 1 Gsps ADC
- TS83102G0, 10-bit 2 Gsps ADC
- TS83084G0, 8-bit 4 Gsps Dual Port ADC (1 DMUX per port).

Main Function Description


Programmable DMUX Ratio The conversion ratio is programmable: 1:4 or 1:8.

Figure 3. Programmable DMUX Ratio



Parallel Output Mode

Figure 4. Parallel Mode




Input Clock Sampling Delay Adjust (DEMUXDELADJCTRL)

The input clock phase can be adjusted with an adjustable delay (from 250 ps to 750 ps). This is to ensure a proper phase between clock and input data of the DMUX.



Figure 6. Synchronous Reset

Asynchronous Reset (ASYNCRESET)



The Asynchronous Reset is a master reset of the port selection, which works on TTL levels. It is active on the high level. During an asynchronous reset, the clock must be in a known state. It is used to start the DMUX.

When it is active, it paralyzes the outputs (output clock and output data remain to the level they had, just before the asynchronous reset). When it comes back to its low level, the DMUX starts: the outputs are active and the first processed data is on the port A.


Synchronous Reset (SYNCRESET)

The DMUX can be synchronously reset to a programmable state depending on the conversion ratio. The clock must not be stopped during reset. The synchronization signal is a clock (SyncRest) which frequency is like FS/8*n where n is a integer (n = 1,2,3,...) in 1:8 mode and FS/4*n in 1:4 mode. The division factor is called N in next schematic. The front edge of this clock is synchronized with ClkIn inside the DMUX, and generates a 200 ps reset pulse. This reset pulse occurs during a fixed level of ClkIn.

If the DMUX was synchronized with Syncreset previous to the reset, then the output data are immediately correct, no modification can be seen at the output of the DMUX, and no data are lost ("Internal Timing Diagram" on page 3).


If the DMUX was not synchronized with SyncReset, then the output data and data ready of the DMUX are changed. The output data are correct after a number of input clock corresponding to the pipeline delay ("Timing Diagrams with Synchronous Reset" on page 19).

Counter Programmable State	 When the counter is reset, its initial states depends on the conversion ratio: 1:8: counting on 8 bits, 1:4: counting on 4 bits.
Pipeline Delay	 The maximum pipeline delay depends on the conversion ratio: 1:8: pipeline delay = 7 1:4: pipeline delay = 3
8-/10-bit, with NAP Mode for the 2 Unused Bit	The DMUX is a 10-bit parallel device. The two last bit (bit 8 and 9) may not be used, and the corresponding functions are set in nap mode to reduce power consumption.
ECL Differential Input Data	Input data are ECL compatible (Voh = -0.8V, Vol = -1.8V). The minimum swing required is 100 mV differential. All inputs have a 100Ω differential termination resistor. The middle point of these resistor is connected to ground through a 10 pF capacitor. Figure 7. ECL Differential Input Data



50Ω **Differential**
Output Clock for ADC is generated through 50Ω loaded long tailed. The 50Ω resistor is con-
nected to ground pad through a diode. The levels are (on 100Ω differential termination
resistor): Vol = -1.4V, Voh = -1.0V.

Figure 8. 50Ω Differential Output Data








Single-ended Output Data

To reduce the pin number of the DMUX, and the power consumption, the eight output ports are single-ended.

To reach the high frequency output (up to 250 MHz), with a reasonable power consumption, the swing must be limited to a maximum of \pm 500 mV. The common mode is adjustable from - 1.3V to +2V, with Vplus DOut pins. To ensure a better noise immunity, a reference level (common mode) is available (one by output port).

The output buffers are ECL type (open emitter – not a resistive adapted impedance). They are designed for 15 mA average output current, and may be used with a 50Ω termination impedance.

Figure 9. Single-ended Output Data



We give thereafter three examples of application of these buffers: ECL/PECL/TTL. Please note that it is possible to have any other odd output format as far as current (36 mA max) and voltage (Vplus Dout – $V_{EE} \leq 8.3V$) limits are not overridden. The maximum frequency in TTL output mode depends on the load to drive.

Parameter	ECL	PECL	TTL	Unit
VplusDout	0	3.3	3.3	V
Vtt	-2	1.3	0	V
Swing	±0.5	±0.5	±1	V
Reference	-1.3	2	1.5	V
Voh	-0.8	2.5	2.5	V
Vol	-1.8	1.5	0.5	V
Load	50	50	≥75	Ω
Average Output Current	14	14	15	mA
Output Data rate max.	250	250	250	Msps

Table 1. Examples of Application of Buffers

This corresponds to the "Adjustable Logic Single" in the pin-out description.

The "Adjustable Single" buffers for reference voltage are the same buffers. But the information available at the output of these buffers is more like analog than logic.

Note: The Max Output Data Rate is given for a typical $50\Omega/2$ pF load.

8

Differential Data Ready Output	The front Edge of the DataReady Output occurs when data is available on the corresponding port. The frequency of this clock depends on the conversion ratio (1:8 or 1:4), with a duty cycle of 50%.
	The definition is the same as for single-ended output data, but the buffers are differential.
	This corresponds to the "Adjustable Logic Differential" in the pin-out description.
Built-in Self Test (BIST)	A pseudo-random 10-bit generator is implemented in the DMUX. It generates a 10-bit signal in the output of the DMUX, with a period of 512 input clock. The probability of occurrence of
()	codes is uniformly spread over the 1024 possible codes: 0 or 1/1024.
	Note that the 256 codes of bit 1 to 8 occur at least once. It starts with BIST command, in phase with FS/8 clock, on Port A. The logic output obtained on the A to H ports depends on the conversion ratio. The driving clock of BIST is ClkIn. The ClkInType must be set to '1' (DataReady ADC clock) to have a different 10-bit code on each output.
	The complete BIST sequence is available on request.

Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Comments	Value	
Positive supply voltage	V _{cc}		GND to 6	V
Positive output buffer supply voltage	V _{PLUSD}		GND to 4	V
Negative supply voltage	V _{EE}		GND to -6	V
Analog input voltages	ADCDelAdjCtrl, ADCDelAdjCtrlb or DMUXDelAdjCtrl, DMUXDelAdjCtrlb or SwiAdj	Voltage range for each pad Differential voltage range	-1 to +1 -1 to +1	V
ECL 50Ω input voltage	Cikin or Cikinb or I[09] or I[09]b or SyncReset or SyncResetb or ADCDelAdjin or ADCDelAdjinb	Voltage range for each pad	-2.2 to +0.6	V
Maximum difference between ECL 50Ω input voltages	Clkln – Clklnb or I[0…9] - I[0…9]b or SyncReset –	Minimum differential swing	0.1	V
	Syncresetb or ADCDelAdjln - ADCDelAdjlnb	Maximum differential swing	2	





Table 2. Absolute Maximum Ratings (Continued)

Parameter	Symbol	Comments	Value	Unit
Data output current	A[09] to H[09] or RefA to RefH or DR or DRb	Maximum current	36	mA
TTL input voltage	ClkIn Type RatioSel NbBit AsyncReset BIST		GND to V _{CC}	V
Maximum input voltage on diode for temperature measurement	DIODE		700	mV
Maximum input current on diode	DIODE		8	mA
Maximum junction temperature	T _j		135	°C
Storage temperature	T _{stg}		-65 to 150	°C

Note: Absolute maximum ratings are limiting values, to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability. The use of a thermal heat sink is mandatory. See "Thermal and Moisture Characteristics" on page 25.

Recommended Operating Conditions

Table 3.	. Recommended Operating Co	onditions
----------	----------------------------	-----------

			Reco	Recommended Value		
Parameter	Symbol	Comments	Min	Тур	Max	Unit
Positive supply voltage	V _{cc}		4.45	5	5.25	V
Positive output buffer supply voltage	V _{PLUSD}	ECL output compatibility	-	0	_	V
Positive output buffer supply voltage	V _{PLUSD}	PECL output compatibility	-	3.3	_	V
Positive output buffer supply voltage	V _{PLUSD}	TTL output compatibility	-	3.3	_	V
Negative supply voltage	V _{EE}		-5.25	-5	-4.75	V
Operating temperature range	TJ	Commercial grade: "C" Industrial grade: "V"		0 < Tc; Tj < 90 -40 < Tc; Tj < 110		°C

Electrical Operating Characteristics

Tj (typical) = 70°C. Full Scale differential: -40°C < Tc; Tj < 110°C. (Guaranteed temperature range are depending on part number)

Table 4. Electrical Specifications

		Test	Value				
Parameter	Symbol	Level	Min	Тур	Мах	Unit	Note
Power Requirements							
Positive supply voltage							
V _{CC}	V _{cc}		4.75	5	5.25	v	
V _{PLUSDOUT}			_	-	_	-	
ECL		1	-0.25	0	0.25	V	
PECL			3.135	3.3	3.465	V	
TTL			3.135	3.3	3.465	V	
Negative supply voltage							
V _{EE}	V _{EE}	1	-5.25	-5	-4.75	V	
Supply Currents							(1)
ECL (50 Ω) and PECL (50 Ω)							
V _{CC} (for every configuration)	I _{cc}		_	31	-	mA	
1:8, 8 bits	I _{PLUSD}		540	1180	1820	mA	
	I _{EE}		_	719	_	mA	
1:8, 10 bits	I _{PLUSD}		640	1140	2240	mA	
	I _{EE}	1	_	790	_	mA	
1:4, 8 bits	I _{PLUSD}		270	590	910	mA	
	I _{EE}		_	592	_	mA	
1:4, 10 bits	I _{PLUSD}		320	720	1120	mA	
	I _{EE}		-	634	_	mA	
TTL (75Ω)							
V _{CC} (for every configuration)	I _{cc}		_	31	_	mA	
1:8, 8 bits	I _{PLUSD}		760	1610	2440	mA	
	I _{EE}		_	872	_	mA	
1:8, 10 bits	I _{PLUSD}		900	1770	3010	mA	
	I _{EE}	1	_	980	_	mA	
1:4, 8 bits	I _{PLUSD}		380	810	1220	mA	
	I _{EE}		_	670	_	mA	
1:4, 10 bits	I _{PLUSD}		450	880	1510	mA	
	I _{EE}			729		mA	
Nominal power dissipation							(1)
ECL (50Ω)							
1:8, 8 bits	PD		5.2	5.6	6	w	
1:8, 10 bits	PD		5.9	6.4	6.9	w	
1:4, 8 bits	PD	1	3.9	4.1	4.3	w	
1:4, 10 bits	PD		4.2	4.5	4.7	w	





Table 4. Electrical Specifications (Continued)

		Test	Value				
Parameter	Symbol		Min	Тур	Мах	Unit	Note
PECL (50Ω)							
1:8, 8 bits	PD		5.8	6.2	6.6	w	
1:8, 10 bits	PD		6.6	7.1	7.6	w	
1:4, 8 bits	PD	1	4.2	4.4	4.6	w	
1:4, 10 bits	PD		4.6	4.8	5.1	w	
TTL (75Ω)							
1:8, 8 bits	PD		6.8	7.3	7.7	w	
1:8, 10 bits	PD		7.8	8.4	9	w	
1:4, 8 bits	PD	1	4.7	4.9	5.1	w	
1:4, 10 bits	PD		5.2	5.5	5.8	w	
Delay Adjust Control	1			1	I	1	
DMUXDelAdjCtrl differential voltage	DDAC		_	_	_		
250 ps			_	-0.5	_	v	
500 ps		_	_	0	_	v	
750 ps			_	0.5	_	v	
Input current	IDDAC		_	-	_	mA	
ADCDelAdjCtrl differential voltage	ADAC		_	_	_		
250 ps			_	-0.5	_	v	
500 ps			_	0	_	V	
750 ps			_	0.5	_	v	
Input current	IADAC		_	-	_	mA	
Digital Outputs	1	-1		1	ļ	1	
ECL Output							
(assuming $V_{PLUSD} = 0V$, SWIADJ = 0V, 50 Ω termination resistor on board)							
Logic "0" voltage	V _{OL}	1	_	-2.12	_	v	
Logic "1" voltage	V _{OH}		_	-1.16	_	v	
Reference voltage	V _{REF}		_	-1.40	_	v	
PECL Output							
(assuming V_{PLUSD} = 3.3V, SWIADJ = 0V, 50 Ω termination resistor on board)							
Logic "0" voltage	V _{OL}	1	_	1.27	_	v	
Logic "1" voltage	V _{OL}		_	2.44	_	v	
Reference voltage	V _{REF}		_	1.83	_	v	
TTL Output							
(assuming V_{PLUSD} = 3.3V, SWIADJ = 0V, 75 Ω termination resistor on board)							
Logic "0" voltage	V _{OL}	1	_	0.9	_	v	
Logic "1" voltage	V _{OH}		_	2.31	_	v	
Reference voltage	V _{REF}		-	1.2	-	v	
Output level drift with temperature (data and DR outputs)	-	_	_	-1.3	_	mV/°C	

Table 4. Electrical Specifications (Continued)

		Test		Value			
Parameter	Symbol	Level	Min	Тур	Max	Unit	Note
Output level drift with temperature (reference outputs)	-	1	_	-0.9	_	mV/°C	
Digital Inputs		•		1		•	
ECL Input Voltages							
Logic "0" voltage	V _{IL}	4	_	-	-1.4	V	
Logic "1" voltage	V _{IH}	I	-1.1	-	-	V	
TTL Input Voltages							
Logic "0" voltage	V _{IL}	4	_	-	0.8	V	
Logic "1" voltage	V _{IH}		2.0	-	-	V	

Note: 1. The supply current I_{PLUSD} and the power dissipation depend on the state of the output buffers:

- the minimum values are corresponding to all the output buffers at low level,

- the maximum values are corresponding to all the output buffers at high level,

- the typical values are corresponding to an equal sharing out of the output buffers between high and low level.

Switching	50% clock duty cycle (CLKIN, CLKINB). Tj (typical) = 70°C.
Performance and	Full Scale differential: -40°C < Tc; Tj < 110°C.
Characteristics	(Guaranteed temperature ranges depend on part number)

See Timing Diagrams Figure 10 on page 16 to Figure 19 on page 20.

Table 5. Switching Performances

		Test		Value			
Parameter	Symbol	Level	Min	Тур	Мах	Unit	Note
Input Clock							
Maximum clock frequency							
1:8 ratio	FMAX	-	2	-	2.2	GHz	
1:4 ratio			1	-	1.1		
Clock pulse width (high)	TC1	-	100	-	-	ps	
Clock pulse width (low)	TC2	-	100	-	_	ps	
Clock Path pipeline delay							
DR input clock	TCPD	-	_	981	_	ps	(1)
DR/2 input clock	TCPD		_	1084	-	ps	(2)
Clock rise/fall time	TRCKIN TFCKIN	_	_	100	_	ps	
Asynchronous Reset							
Asynchronous Reset pulse width	PWAR	-	1000	-	-	ps	
Setup time from Asynchronous to ClkIn	TSAR	-	_	1500	-	ps	
Rise/fall time for (10% – 90%)	TRAR TFAR	_	1000	_	_	ps	





Table 5. Switching Performances (Continued)

		Test		Value			
ameter	Symbol	Level	Min	Тур	Мах	Unit	Note
nchronous Reset		1		1			
up time from SyncReset to ClkIn							
DR input clock	TSSR	_	_	-580	_	ps	(3)
DR/2 input clock			-	-477	-	ps	(4)
d time from ClkIn to SyncReset							
DR input clock	THSR	-	-	780	-	ps	(5)
DR/2 input clock			_	677	_	ps	(6)
e/fall for (10% – 90%)	TSRR/TFSR	-	100	-	_	ps	
ut Data							
up time from I[0…9] to Clkln							
DR input clock	TSCKIN	-	-	-794	-	ps	(7)
DR/2 input clock			_	-691	_	ps	(8)
d time from ClkIn to I[09]							
DR input clock	THCKIN	-	-	994	-	ps	(9)
DR/2 input clock			_	891	—	ps	(10)
e/fall for (10% – 90%)	TRDI/TFDI	-	100	-	_	ps	
tput Data							
a output delay							
DR input clock	TOD	-	-	1820	-	ps	(11)
DR/2 input clock			_	1717	_	ps	(12)
a pipeline delay							
DR input clock, 1:4 ratio			-	3	-	Number	(10)
DR input clock, 1:8 ratio	TPD	-	_	7	-	of input	(13)
DR/2 input clock, 1:4 ratio			_	3/2	-	clock	
DR/2 input clock, 1:8 ratio			_	7/2	_		
e/fall for (10% – 90%)	TROD/tfod	-	_	497/484	-	ps	(14)
a Ready	1		1				
a ready Falling edge							(15)
DR input clock	TDRF	-	_	1856	-	ps	(15)
DR/2 input clock			_	1753	_	ps	(16)
a ready Rising edge							(17)
DR input clock	TDRR	-	-	1828	-	ps	(17)
DR/2 input clock			-	1725	_	ps	
nchr; Reset to DataReady delay	TARDR	-	_	1918	_	ps	(19)
chr. Reset to DataReady delay	TSRDR	-	_	1037	-	ps	(20)
e/fall for (10% – 90%)	TRDR/TFDR	_	_	450	_	ps	(21)
ing edge uncertainty	JITTER	_	_	62	_	ps	
It-In Self Test							
d time from ClkIn to BIST	THBIST	-	_	-	_	ps	(22)
It-In Self Test	1						

Table 5. Switching Performances (Continued)

	Test						
Parameter	Symbol	Level	Min	Тур	Max	Unit	Note
Setup time from Bist to ClkIn	TSBIST	-	_	1000	_	ps	
Rise/fall time for (10% – 90%)	TRBIST/ TFBIST	_	1000	_	_	ps	
ADC Delay Adjust							
Input frequency	FMADA	_	2	-	2.2	GHz	
Input pulse width (high)	TC1ADA	_	90	_	_	ps	
Input pulse width (low)	TC2ADA	_	90	-	_	ps	
Input rise/fall time	TRIADA/ TFIADA	-	100 100	150 150		ps	
Output rise/fall time	TROADA/ TFOADA	_		145 104		ps	(23)
Data output delay (typical delay adjust setting)	TADA	_		784 896		ps	(24) (25)
Output delay drift with temperature	TADAT	-	_	2.5	_	ps/°C	
Output delay uncertainly	JITADA	-	_	(TBD)	_	ps	

Notes: 1. TCPD is tuned with DMUXDelAdjCtrl: TCPD = 981 ± 250 ps.


- 2. TCPD is tuned with DMUXDelAdjCtrl: TCPD = 1084 ± 250 ps.
- 3. TSSR depends on DMUXDelAdjCtrl: TSSR = -580 ± 250 ps. TSSR < 0 because of Clock Path internal delay.
- 4. TSSR depends on DMUXDelAdjCtrl: TSSR = -477 ± 250 ps. TSSR < 0 because of Clock Path internal delay.
- 5. THSR depends on DMUXDelAdjCtrl: THSR = 780 ± 250 ps.
- 6. THSR depends on DMUXDelAdjCtrl: THSR = 677 ± 250 ps.
- 7. TSCKIN depends on DMUXDelAdjCtrl: TSCKIN = -794 ± 250 ps. TSCKIN < 0 because of Clock Path internal delay.
- 8. TSCKIN depends on DMUXDelAdjCtrl: TSCKIN = -691 ± 250 ps. TSCKIN < 0 because of Clock Path internal delay.
- 9. THCKIN depends on DMUXDelAdjCtrl: THCKIN = 994 ± 250 ps.
- 10. THCKIN depends on DMUXDelAdjCtrl: THCKIN = 891 \pm 250 ps.
- 11. TOD depends on DMUXDeIAdjCtrl: TOD = 1820 ± 250 ps. TOD is given for ECL $50\Omega/2$ pFoutput load.
- 12. TOD depends on DMUXDeIAdjCtrl: TOD = 1717 \pm 250 ps. TOD is given for ECL 50 Ω /2 pFoutput load.
- 13. TPD is the number of ClkIn clock cycle from selection of Port A to selection of Port H in 1:8 conversion mode, and from selection of Port A to selection of Port D in 1:4 conversion mode. It is the maximum number of ClkIn clock cycle, or pipeline delay, that a data has to stay in the DMUX before being sorted out. This maximum delay occurs for the data sent to Port A. For instance, the data sent to Port H goes directly from the input to the Port H, and its pipeline is 0. But even for this data, there is an additional delay due to physical propagation time in the DMUX.
- 14. TROD and TFOD are given for ECL 50Ω/2 pF output load. In TTL mode, the TROD and TFOD are twice the ones for ECL. (For other termination topology, apply proper derating value 50 ps/pF in ECL, 100 ps/pF in TTL mode.)
- 15. TDRF depends on DMUXDelAdjCtrl: TDRF = 1856 ± 250 ps. It is given for ECL $50\Omega/2$ pF output load.
- 16. TDRF depends on DMUXDeIAdjCtrl: TDRF = 1753 ± 250 ps. It is given for ECL $50\Omega/2$ pF output load.
- 17. TDRR depends on DMUXDeIAdjCtrl: TDRR = 1858 ± 250 ps. It is given for ECL 50Ω/2 pF output load.
- 18. TDRR depends on DMUXDeIAdjCtrl: TDRR = 1725 ± 250 ps. It is given for ECL 50Ω/2 pF output load.
- 19. TARDR is given for ECL $50\Omega/2$ pF output load.
- 20. TSRDR is given for ECL 50Ω/2 pF output load. It is minimum value since RstSync clock is synchronized with ClkIn clock.
- 21. TRDR and TFDR are given for ECL 50 $\Omega/2$ pF output load.
- 22. THBIST depends on the configuration of the DMUX. There must be enough ClkIn clock cycles to have all the 512 codes, (see different Timing Diagrams).
- 23. With transmission line (ZO = 50Ω) and output load R = 50Ω ; C = 2 pF.
- 24. Without output load.
- 25. With transmission line (ZO = 50 Ω) and output load R = 50 Ω ; C = 2 pF.






Input Clock Timings

Figure 10. Input Clock






ClkIn Type = 0 DataReady/2 Mode (DR/2)

ADC Delay Adjust Timing Diagram

Figure 11. ADC Delay Adjust Timing Diagram



TS81102G0

Timing Diagrams with Asynchronous Reset

With a nominal tuning of DMUXDeIAdj at a frequency of 2 GHz, d1 and d2 data are lost because of internal clock path propagation delay TCPD. TCPD is tuned with DMUXDeIAdjCtrl pins to have good setup and hold times between ClkIn and Data.






Figure 12. Start with Asynchronous Rest, 1:8 Ratio, DR Mode

With a nominal tuning of DMUXDelAdj at 2 GHz, d1 and d2 data are lost because of internal clock path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins to have good setup and hold times between ClkIn and input data. This timing diagram does not change with the opposite phase of ClkIn.













With a nominal tuning of DMUXDelAdj, at 1 GHz (1:4 mode) d1 data is lost because of internal clock path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins and is used to have good setup and hold times between ClkIn and input data.





With a nominal tuning of DMUXDelAdj, at 1 GHz (1:4 mode) d1 data is lost because of internal clock path propagation delay TCPD. TCPD is tuned with DMUXDelAdjCtrl pins and is used to have good setup and hold times between ClkIn and input data. This timing diagram does not change with the opposite phase of ClkIn.





2105B-BDC-12/02

18


TS81102G0

Timing Diagrams with Synchronous Reset

Example of Synchronous Reset usefulness in case of de-synchronization of DMUX output port selection. The de-synchronization event happens after the selection of Port D.

DMUXDelAdjCtrl value is nominal. TSSR < 0 because of ClkIn internal propagation delay TCPD. After selection of Port C, instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data are not output to the ports but the last data (d1 to d8) are latched till next selection of Port H. d9 to d16 are lost. The synchronous Reset ensures a re-synchronization of the port selection.






Example of Synchronous Reset usefulness in case of de-synchronization of DMUX output port selection. The de-synchronization event happens after the selection of Port D.

DMUXDelAdjCtrl value is nominal. TSSR < 0 because of ClkIn internal propagation delay TCPD. After selection of Port C, instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data are not output to the ports but the last data (d1 to d4) are latched till next selection of Port H. d5 to d8 are lost. The synchronous Reset ensures a re-synchronization of the port selection.

Figure 17. Synchronous Reset, 1:4 Ratio, DR Mode







Example of Synchronous Reset usefulness in case of de-synchronization of DMUX output port selection. The de-synchronization event happens after the selection of Port D.

DMUXDelAdjCtrl value is nominal. TSSR < 0 because of ClkIn internal propagation delay TCPD. After selection of Port C, instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data are not output to the ports but the last data (d1 to d8) are latched till next selection of Port H. d9 to d16 are lost. The synchronous Reset ensures a re-synchronization of the port selection.






Figure 18. Synchronous Reset, 1:8 ratio, DR/2 Mode

Example of Synchronous Reset usefulness in case of de-synchronization of DMUX output port selection. The de-synchronization event happens after the selection of Port D.

DMUXDelAdjCtrl value is nominal. TSSR < 0 because of ClkIn internal propagation delay TCPD. After selection of Port C, instead of selecting Port D, the de-synchronization makes the port selection to restart on Port A. Since Port H was not selected, the data are not output to the ports but the last data (d1 to d4) are latched till next selection of Port H. d5 to d8 are lost. The synchronous Reset ensures a re-synchronization of the port selection.





Note: In case of low clock frequency and start with asynchronous reset, only the first data is lost and the first data to be processed is the second one. This data goes out of the DMUX by the port B.

Explanation of Test Levels

Table 6. Explanation of Test Levels

Num	Characteristics
1	100% production tested at +25°C. ⁽¹⁾
2	100% production tested at +25°C, and sample tested at specified temperatures. ⁽¹⁾
3	Sample tested only at specified temperatures.
4	Parameter is guaranteed by design and characterization testing (thermal steady-state conditions at specified temperature).
5	Parameter is a typical value only.

Notes: 1. The level 1 and 2 tests are performed at 50 MHz.

2. Only MIN and MAX values are guaranteed (typical values are issuing from characterization results).





Package Description

Pin Description

Table 7. TS81102G0 Pin Description

Туре	Name	Levels	Comments
Digital Inputs	I[09]	Differential ECL	Data input. On-chip 100Ω differential termination resistor.
	ClkIn	Differential ECL	Clock input (Data Ready ADC). On-chip 100Ω differential termination resistor.
Outputs	A[09] → H[09]	Adjustable Logic Single	Data ready for port A to H. Common mode is adjusted with VplusDOut. Swing is adjusted with SwiAdj. 50Ω termination possible.
	DR	Adjustable Logic Differential	Data ready for channel A to H. Common mode is adjusted with VplusDOut. Swing is adjusted with SwiAdj. 50Ω termination possible.
	RefA ightarrow RefH	Adjustable Single	Reference voltage for output channels A to H. Common mode is adjustable with VplusDOut. 50Ω termination possible.
Control Signals	ClkInType	TTL	DataReady or Dataready/2: logic 1: Data Ready.
	RatioSel	TTL	DMUX ratio; logic 1: 1:4
	Bist	TTL	Reset and Switch of built-in Self Test (BIST): logic 0: BIST active.
SwiAdj		0V ± 0.5V	Swing fine adjustment of output buffers.
	Diode	Analog	Diode for chip temperature measurement.
	NbBit	TTL	Number of bit 8 or 10: logic 1: 10-bit.
Synchronization	AsyncReset	TTL	Asynchronous reset: logic 1: reset on.
	SyncReset	Differential ECL	Synchronous reset: active on rising edge.
	DMUXDelAdjCtrl	Differential analog input of ±0.5V around 0V common mode	Control of the delay line of DataReady input: differential input = -0.5V: delay = 250 ps differential input = 0V: delay = 500 ps differential input = 0.5V: delay = 750 ps
	ADCDelAdjCtrl	Differential analog input of ±0.5V around 0V common mode	Control of the delay line for ADC: differential input = - 0.5V: delay = 250 ps differential input = 0V: delay = 500 ps differential input = 0.5V: delay = 750 ps
	ADCDelAdjln	Differential ECL	Stand-alone delay adjust input for ADC. Differential termination of 100Ω inside the buffer.
	ADCDelAdjOut	50Ω differential output	Stand-alone delay adjust output for ADC.
Power Supplies	GND	Ground 0V	Common ground.
	V _{EE}	Power -5V	Digital negative power supply.
	V _{PlusDOut}	Adjustable power from 0V to +3.3V	Common mode adjustment of output buffers.
	V _{cc}	Power +5V	Digital positive power supply.

TS81102G0


TBGA 240 Package – Pinout

Row	Col	Name	Row	Col	Name	Row	Col	Name	Row	Col	Name
Α	1	NC	D	4	VEE	к	16	VEE	Т	17	VEE
Α	2	E3	D	5	VEE	K	17	GND	Т	18	ADCDELADJIN
Α	3	E5	D	6	VPLUSDOUT	K	18	I5B	Т	19	ADCDELADJINB
Α	4	E7	D	7	VPLUSDOUT	ĸ	19	15	U	1	F8
Α	5	E9	D	8	VEE	L	1	H9	U	2	F9
Α	6	CO	D	9	VPLUSDOUT	L	2	RATIOSEL	U	3	VEE
Α	7	C2	D	10	VEE	L	3	VPLUSDOUT	U	4	VPLUSDOUT
Α	8	C4	D	11	VPLUSDOUT	L	4	VPLUSDOUT	U	5	VPLUSDOUT
Α	9	C6	D	12	VEE	L	16	VEE	U	6	VPLUSDOUT
Α	10	C8	D	13	VPLUSDOUT	L	17	VEE	U	7	VPLUSDOUT
Α	11	REFA	D	14	GND	L	18	16B	U	8	VEE
Α	12	A1	D	15	VCC	L	19	16	U	9	VPLUSDOUT
Α	13	A3	D	16	VCC	M	1	H7	U	10	VEE
Α	14	A5	D	17	GND	M	2	H8	U	11	VPLUSDOUT
Α	15	A7	D	18	10B	M	3	GND	U	12	VEE
Α	16	A9	D	19	10	M	4	GND	U	13	VPLUSDOUT
Α	17	DEMUXDELADJCTRL	E	1	G6	M	16	GND	U	14	VPLUSDOUT
Α	18	RSTSYNCB	E	2	G7	M	17	GND	U	15	VPLUSDOUT
Α	19	NC	E	3	VPLUSDOUT	M	18	I7B	U	16	GND
В	1	E1	E	4	VEE	M	19	17	U	17	GND
В	2	E2	E	16	VEE	N	1	H5	U	18	GND
В	3	E4	E	17	VEE	N	2	H6	U	19	GND
В	4	E6	E	18	I1B	N	3	VPLUSDOUT	V	1	F7
В	5	E8	E	19	11	N	4	VPLUSDOUT	V	2	F6
В	6	REFC	F	1	G4	N	16	VEE	V	3	F4
В	7	C1	F	2	G5	N	17	VEE	V	4	F2
В	8	C3	F	3	GND	N	18	18B	V	5	F0
В	9	C5	F	4	GND	N	19	18	V	6	D9
В	10	C7	F	16	GND	P	1	H3	V	7	D7
В	11	C9	F	17	GND	P	2	H4	V	8	D5
В	12	AO	F	18	I2B	P	3	GND	V	9	D3
В	13	A2	F	19	12	P	4	GND	V	10	D1
В	14	A4	G	1	G2	P	16	GND	V	11	REFD
В	15	A6	G	2	G3	P	17	GND	V	12	B8
В	16	A8	G	3	VEE	P	18	19B	V	13	B6
В	17	ASYNCRESET	G	4	VEE	P	19	19	V	14	B4
В	18	DEMUXDELADJCTRLB	G	16	VEE	R	1	H1	V	15	B2
В	19	RSTSYNC	G	17	VEE	R	2	H2	V	16	B0
С	1	REFE	G	18	I3B	R	3	VPLUSDOUT	V	17	BIST
С	2	E0	G	19	13	R	4	VPLUSDOUT	V	18	CLKINTYPE
С	3	VEE	н	1	G0	R	16	VEE	V	19	ADCDELADJCTRL
С	4	VPLUSDOUT	н	2	G1	R	17	GND	W	1	NC
С	5	VPLUSDOUT	н	3	GND	R	18	ADCDELADJOUT	W	2	F5
С	6	VPLUSDOUT	н	4	GND	R	19	ADCDELADJOUTB	W	3	F3
С	7	VPLUSDOUT	н	16	GND	Т	1	REFH	W	4	F1
С	8	VEE	н	17	GND	Т	2	HO	W	5	REFF
С	9	VPLUSDOUT	н	18	CLKINB	Т	3	VEE	W	6	D8
С	10	VEE	н	19	CLKIN	Т	4	VEE	W	7	D6
С	11	VPLUSDOUT	J	1	DR	Т	5	VEE	W	8	D4
С	12	VEE	J	2	REFG	Т	6	VPLUSDOUT	W	9	D2
С	13	VPLUSDOUT	J	3	VPLUSDOUT	Т	7	VPLUSDOUT	W	10	D0
С	14	VPLUSDOUT	J	4	VCC	Т	8	VEE	W	11	B9
С	15	VPLUSDOUT	J	16	VEE	Т	9	VPLUSDOUT	W	12	B7
С	16	GND	J	17	VEE	Т	10	VEE	W	13	B5
С	17	GND	J	18	I4B	Т	11	VPLUSDOUT	W	14	B3
С	18	GND	J	19	14	Т	12	VEE	W	15	B1
С	19	DIODE	ĸ	1	SWIADJ	Т	13	VPLUSDOUT	W	16	REFB
D	1	G8	ĸ	2	DRB	Т	14	VPLUSDOUT	W	17	NBBIT
D	2	G9	ĸ	3	VEE	Т	15	GND	W	18	ADCDELADJCTRLB
D	3	VEE	ĸ	4	VEE	Т	16	VEE	W	19	NC






Figure 20. TBGA 240 Package: Bottom View



Outline Dimensions

Figure 21. Package Dimension – 240 Tape Ball Grid Array



Dimensional References						
Ref.	Min.	Min. Nom. Max.				
А	1.30	1.50	1.70			
A1	0.50	0.60	0.70			
D	24.80	25.00	25.20			
D1		22.86 (BSC.)				
E	24.80	25.00	25.20			
E1		22.86 (BSC.)				
b	0.60	0.60 0.75 0.90				
с	0.80	0.90	1.00			
М		19.00				
N		240.00				
aaa	-	-	0.15			
CCC	-	-	0.25			
е		1.27 TYP.				
g	0.35	-	-			
Р	0.15	-	-			

Notes: 1. All dimensions are in millimeters.

- "e" represents the basic solder ball grid pitch.
 "M" represents the basic solder ball matrix size.
- and symbol "N" is the maximum allowable number of balls after depopulating.
- ⁴/4^{*} "b" is measured at the maximum solder ball diameter parallel to primary datum -C-
- Dimension "aaa" is measured parallel to primary datum C -
- Primary datum -C and seatin plane are defined by the spherical crowns of the solder balls.
- 7. Package surface shall be black oxide.
- 8. Cavity depth various with die thickness.
- 9. Substrate material base is copper.

Bilateral tolerance zone is applied to each side of package body.

45 deg. 0.5 mm chamfer corner and white dot for pin 1 identification.


Thermal and Moisture Characteristics

Thermal Resistance from Junction to Case: RTHJC The Rth from junction to case for the TBGA package is estimated at $1.05^{\circ}C/W$ which can be decomposed in:


- Silicon: 0.1°C/W
- Die attach epoxy: 0.5°C/W (thickness # 50 μm)
- Copper block (back side of the package): 0.1°C/W
- Black Ink: 0.251°C/W.



Thermal Resistance from Junction to Ambient: RTHJA	A pin-fin type heatsink, size 40 mm x 40 mm x 8 mm can be used to reduce thermal resis- tance. This heatsink should not be glued on top of the package as Atmel cannot guarantee the attachment on the board in such a configuration. The heatsink could be clipped or screwed on the board.
	With such a heatsink the Rthj-a is about 6°C/W. (If we take 10°C/W for Rth from junction to air through package and heat sink in parallel with 15°C/W from junction to board through package body, through balls and through board copper).
	Without heatsink, the Rth junction to air for a package reported on-board can be estimated from 13 to 20°C/W (depending on the board used).
	The worst value 20°C/W is given for 1-layer board (13°C for 4-layer board).
Thermal Resistance from Junction to Bottom of Balls	The thermal resistance from junction to the Bottom of the balls of the package corresponds to the total Thermal resistance to be considered from the Silicon Die junction to the interface with a board. This thermal resistance is estimated to be 4.8°C/W max.
	The following scheme points out how the previous thermal resistances were calculated for this





packaged device.



Assumptions:

Square die 7.0 x 7.0 = 49 mm², 75 μm thick Epoxy/Ag glue, 0.40 mm copper thickness under die, Sn60Pb40 columns diameter 0.76 mm, 23 x 23 mm TBGA





Case were all Bottom of Balls are connected to infinite heatsink

(values are in °C/Watt)

Thermal Resistance Junction to bottom of balls = 4.8°C/W Max


Thermal Resistance Junction to case typical = $0.10 + 0.60 + 0.05 + 0.05 + 0.25 = 1.05^{\circ}C/W$

Thermal Resistance Junction to case Max = 1.40°C/W

²⁶ **TS81102G0**

Temperature Diode Characteristic The theoretical characteristic of the diode, in function of the temperature when I = 3 mA is depicted below.





Moisture	This device is sensitive to the moisture (MSL3 according JEDEC standard).
Characteristic	Shelf life in sealed bag: 12 months at < 40° C and < 90% relative humidity (RH).
	After this bag is opened, devices that will be subjected to infrared reflow, vapor-phase reflow,

or equivalent processing (peak package body temperature 220°C) must be:
mounted within 168 hours at factory conditions of ≤ 30°C/60% RH, or

• stored at \leq 20% RH.

Devices require baking, before mounting, if Humidity Indicator is > 20% when read at 23°C $\pm 5^{\circ}C.$

If baking is required, devices may be baked for:

- 192 hours at 40°C + 5°C/-0°C and < 5% RH for low temperature device containers, or
- 24 hours at 125°C ± 5°C for high-temperature device containers.





Detailled CrossHere is the detailed cross section of the DMUX TBGA package.Section




Figure 24. TBGA 240: 1/2 Cross Section

In the DMUX package (see Figure 24), the die backside is attached to the copper heatspreader so the copper heatspreader is at -5V.

It is necessary to use a heatsink which will be tied to the copper heatspeader.


Moreover, there is only a little layer of painting over the copper heatspreader; this is not isolating it.

So it is recommended either to isolate the heatsink from the other components of the board or to isolate electrically the copper heatspreader from the heatsink. In this second case, use adequate low Rth electrical isolation.

Applying the TS81102G0 DMUX

TSEV81102G0 DMUX evaluation board is designed to be connected with TSEV8388G and TSEV83102G0 ADC evaluation boards.

Figure 25. TSEV81102G0 DMUX Evaluation Boards



Please refer to the "ADC and DMUX Application Note" for more information.





ADC to DMUX Connections

The DMUX inputs configuration has been optimized to be connected to the TS8388B ADC.

The die in the TBGA package is up. For the ADC, different types of packages can be used such as CBGA with die up or the CQFP68 down. The DMUX device being completely symmetrical, both ADC packages can be connected to the TBGA package of the DMUX crisscrossing the lines (see Table 8).

ADC Digital Outputs CQFP68 Package	DMUX Data Inputs TBGA Package	ADC Digital Outputs CBGA Package	DMUX Data Inputs TBGA Package
D0	17	D0	10
D1	16	D1	l1
D2	15	D2	12
D3	14	D3	13
D4	13	D4	14
D5	12	D5	15
D6	11	D6	16
D7	10	D7	17
_	18 not connected	-	18 not connected
_	19 not connected	-	19 not connected

Table 8. ADC to DMUX Connections

Note: The connection between the ADC evaluation board and the DMUX evaluation board requires a 4-pin shift to make the D0 pin match either the I7 or I0 pin of the DMUX evaluation board.

TSEV81102G0TP: Device Evaluation Board

General Description

The TSEV81102G0TP DMUX Evaluation Board (EB) is designed to simplify the characterization and the evaluation of the TS81102G0 device (2 Gsps DMUX). The DMUX EB enables the test of all the functions of the DMUX: Synchronous and Asynchronous reset functions, selection of the DMUX ratio (1:4 or 1:8), selection of the number of bits (8 or 10), output data common mode and swing adjustment, die junction temperature measurements over military temperature range, etc.

The DMUX EB has been designed to enable an easy connection with Atmel ADC Evaluation Boards (i.e. TSEV8388BG or TSEV83102G0GL) for an extended functionality evaluation (ADC+DMUX multi-channels applications).

The DMUX EB comes fully assembled and tested, with a TS81102G0 device implemented on board and an heatsink assembled on the device.





Ordering Information

Table 9. Ordering Information

Part Number	Package	Temperature Range	Screening	Comments
JTS81102G0-1V1A	Die	Ambient	Visual inspection	
TS81102G0CTP	TBGA 240	"C" grade 0°C < Tc; Tj < 90°C	Standard	
TS81102G0VTP	TBGA 240	"V" grade -40°C < Tc; Tj < 110°C	Standard	
TSEV81102G0TPZR3	TBGA 240	Ambient	Prototype	Evaluation board (delivered with heatsink)

Datasheet Status Description

Table 10.	Datasheet Status
	Datasheet Otatus

Datasheet Status		Validity
Objective specification	This datasheet contains target and goal specifications for discussion with customer and application validation.	Before design phase
Target specification	This datasheet contains target or goal specifications for product development.	Valid during the design phase
Preliminary specification α -site	This datasheet contains preliminary data. Additional data may be published later; could include simulation results.	Valid before characterization phase
Preliminary specification β -site	This datasheet contains also characterization results.	Valid before the industrialization phase
Product specification	This datasheet contains final product specification.	Valid for production purposes
Limiting Values		
above one or more of the li stress ratings only and ope	accordance with the Absolute Maximum miting values may cause permanent dam ration of the device at these or at any othe s of the specification is not implied. Expose eliability.	age to the device. These are er conditions above those given in
Application Information		
Where application informat	ion is given, it is advisory and does not fo	orm part of the specification


Life Support Applications

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Atmel customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Atmel for any damages resulting from such improper use or sale.

TS81102G0


Addendum	This section has been added to the description of the device to help for the understanding of the synchronous reset operation. It especially lays the stress on the setup and hold times defined in the switching characteristics table (Table 5), linked with the device performances when used at full speed (i.e. 2Gsps).
Synchronous Reset Operation	It first describes the operation of the synchronous reset in case of the DMUX used in DR mode and then when used in the DR/2 mode.
	As a reminder, the synchronous reset has to be a signal of frequency Fs/8N in 1:8 ratio or Fs/4N in 1:4 ratio, where N is an integer.
	The effect of the synchronous reset is to ensure that at each new port selection cycle, the first port to be selected is port A. The synchronous reset ensures the internal cyclic synchronization of the device during operation. It is also highly recommended in the case of multichannel applications using 2 synchronized DMUXes.
SETUP and HOLD Timings	The setup and hold times for the reset are defined as follows:SETUP from SynchReset to Clkin:
	Required delay between the rising edge of the reset and the rising edge of the clock to ensure that the reset will be taken into account at the next clock edge. If the reset rising edge occurs at less than this setup time, it will be taken into account only at the second next rising edge of the clock.
	A margin of \pm 100ps has to be added to this setup time to compensate the delays from the drivers and lines.
	HOLD from Clkin and SynchReset:
	Minimum duration of the reset signal at high level to be taken into account by the DMUX. This means that the reset signal has to satisfy 2 requirements: Frequency of Fs/8N or Fs/4N (N is an integer) depending on the ratio and have a duty cycle such that it is high during at least the hold time.
Operation in DR Mode	In DR mode, the DMUX input clock can run at up to 2GHz in 1:8 ratio or 1GHz in 1:4 ratio. Both cases are described in the following timing diagrams.

Figure 26. Synchronous Reset Operation in DR Mode, 1:4 ratio, 1GHz (Full Speed) - Principle of Operation











Note: The clock edge on which the reset applies is the one identified by the arrow.

If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the third clock rising edge (not represented, on the right of the edge represented with the arrow).

Figure 28. Synchronous Reset Operation in DR Mode, 1:8 ratio, 2GHz (Full Speed) - Principle of Operation





Figure 29. Synchronous Reset Operation in DR Mode, 1:8 ratio, 2GHz (Full Speed) – TIMINGS



Note: The clock edge on which the reset applies is the one identified by the arrow.

If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the fourth clock rising edge (last clock rising edge, on the right of the edge represented with the arrow). This case is the most critical one with only 300ps window for the reset.

Operation in DR/2 Mode

In DR/2 mode, the DMUX input clock can run at up to 1GHz in 1:8 ratio or 500MHz in 1:4 ratio, since the DR/2 clock from the ADC is half the sampling frequency.

Both cases are described in the following timing diagrams.

Figure 30. Synchronous Reset Operation in DR/2 Mode, 1:4 ratio, 500MHz (Full Speed) - Principle of Operation





Figure 31. Synchronous Reset Operation in DR/2 Mode, 1:4 ratio, 500MHz (Full Speed) - TIMINGS



Note: The clock edge on which the reset applies is the one identified by the arrow.

If the reset rising edge had occurred in the first allowed window (on the left), the reset would have been effective on the first represented clock rising edge (first clock rising edge of the schematic, on the left of the edge represented with the arrow).

Figure 32. Synchronous Reset Operation in DR/2 Mode, 1:8 ratio, 1GHz (Full Speed) – Principle of Operation









Figure 33. Synchronous Reset Operation in DR/2 Mode, 1:8 ratio, 1GHz (Full Speed) – TIMINGS



Note: The clock edge on which the reset applies is the one identified by the arrow.

If the reset rising edge had occurred in the second allowed window, the reset would have been effective on the fourth clock rising edge (not represented, on the right of the edge represented with the arrow).



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL[®] is the registered trademark of Atmel.

Other terms and product names may be the trademark of others.

Printed on recycled paper.