

# TPS92310 Off-Line Primary Side Sensing Controller with PFC

Check for Samples: TPS92310

# FEATURES

- Regulates LED current without secondary side sensing
- Adaptive ON-time control with inherent PFC
- Critical-Conduction-Mode (CRM) with Zero-Current Detection (ZCD) for valley switching
- Programmable switch turn ON delay
- Programmable Constant ON-Time (COT) and Peak Current Control

Over-temperature protection


# **APPLICATIONS**

- LED Lamps: A19 (E26/27, E14), PAR30/38, GU10
- Solid State Lighting

# DESCRIPTION

The TPS92310 is an off-line controller specifically designed to drive high power LEDs for lighting applications. With the primary side sensing, constant on-time and quasi-resonant switching techniques, the TPS92310 application circuit gives high Power Factor, good EMI performance and high system efficiency. Also, using this device, low external component count application solutions can be designed easily. Power Factor Correction is inherent if the TPS92310 adjusts the on-time with reference to the primary side inductor peak current and secondary side inductor discharge time dynamically, the response time of which is set by an external capacitor. Also, minimized EMI and switching loss is achieved with quasi-resonant switching. Other supervisory features of the TPS92310 include cycle-by-cycle primary side inductor current limit, VCC under-voltage lockout, output overvoltage protection and thermal shutdown. The TPS92310 is available in the MSOP-10 package.

# **Typical Application**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



## **Connection Diagram**




Figure 1. 10-Pin MSOP (Top View)

# **Pin Functions**

Pin Descriptions									
Pin	Name	Description	Application Information						
1	VCC	Power supply input	This pin provides power to the internal control circuitry and gate driver. Connect a $10\mu$ F capacitor from this pin to ground.						
2	ZCD	Zero crossing detection input	The pin senses the voltage of the auxiliary winding for zero current detection.						
3	AGND	Small signal ground	Signal ground.						
4	COMP	Compensation network	Output of the error amplifier. Connect a capacitor from this pin to ground to set the frequency response of the LED current regulation loop.						
5	DLY	Delay control input	Connect a resistor from this pin to ground to set the delay between switching ON and OFF periods.						
6	MODE2	Mode selection input 2	Select operating mode for isolated or non-isolated mode.						
7	MODE1	Mode selection input 1	Select operating mode for peak current mode or constant ON time.						
8	PGND	Power ground	Power ground. This pin must be connected to the AGND pin externally for normal operation. This pin has no internal connection to PGND.						
9	ISNS	Current sense voltage feedback	Switch current sensing input.						
10	GATE	Gate driver output	Gate driving signal to the external switching MOSFET.						



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings <sup>(1)</sup>

VCC to GND	-0.3V to 40V
DLY, COMP, ZCD to GND	-0.3V to 7V
ISNS to GND	-0.3V to 7V
GATE to GND	-0.3V to 12V (5ns, -5V)
MODE1 to GND	-0.3V to 7V
MODE2 to GND	-0.3V to 7V
ESD Rating	
HBM <sup>(2)</sup>	±2 kV
Machine Model	200V
Storage Temperature Range	-65°C to +125°C
Junction Temperaturee	+150°C

Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics. All voltages are with respect to the potential at the GND pin, unless otherwise specified.
(2) Human Bach, Mada, and instanteed, and instanteed and instanteed.

(2) Human Body Model, applicable std. JESD22-A114-C.



# TPS92310

www.ti.com

#### SNVS792-FEBRUARY 2012

#### **Operating Conditions**

Supply Voltage range VCC	13V to 36V
Junction Temperature (T <sub>J</sub> )	-40°C to +125°C
Thermal Resistance $(\theta_{JA})^{(1)}$	120°C/W

(1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to ambient thermal resistance of the part/package in the application (R<sub>θJA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> - (R<sub>θJA</sub> × P<sub>D-MAX</sub>).



#### SNVS792-FEBRUARY 2012

## **Electrical Characteristics**

 $V_{CC}$  = 18V unless otherwise indicated. Typicals and limits appearing in plain type apply for  $T_A = T_J = +25^{\circ}C$ . Limits appearing in **boldface** type apply over the full Operating Temperature Range. Data sheet minimum and maximum specification limits are guaranteed by design, test or statistical analysis.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY VO	OLTAGE INPUT (VCC	)	i		÷	
V <sub>CC-UVLO</sub>	VCC Turn on threshold		23.4 / <b>23</b>	25.6	27.8 / <b>29</b>	V
	VCCTurn off threshold		11.1 / <b>10.4</b>	13	14.7 <b>/ 15.7</b>	V
	Hysteresis			12.6		
ISTARTUP	Startup Current	V <sub>CC=</sub> V <sub>CC-UVLO</sub> -3.0V	10	12.5	14.75	μA
I <sub>VCC</sub>	Operating supply current	Not switching	0.9	1.2	1.5	mA
		65kHz switching, C <sub>LOAD</sub> = 1nF		2		mA
ZERO CRO	SS DETECT (ZCD)					
I <sub>ZCD</sub>	ZCD bais current	V <sub>ZCD</sub> = 5V		0.1	1	uA
V <sub>ZCD-OVP</sub>	ZCD over-voltage threshold		4.1	4.3	4.5	V
T <sub>OVP</sub>	Over voltage de- bounce time			3		cycle
V <sub>ZCD-ARM</sub>	ZCD Arming threshold	V <sub>ZCD</sub> = Increasing	1.16	1.24	1.3	V
V <sub>ZCD-TRIG</sub>	ZCD Trigger threshold	V <sub>ZCD</sub> = Decreasing	0.48	0.6	0.77	V
V <sub>ZCD-HYS</sub>	ZCD Hysteresis	V <sub>ZCD-ARM</sub> -V <sub>ZCD-TRIG</sub>		0.64		V
	ATION (COMP)					
I <sub>COMP-</sub> SOURCE	Internal reference current for primary side current regulation	$V_{COMP}$ = 2.0V, $V_{ISNS}$ = 0V, Measure at COMP pin		27		μA
gm <sub>ISNS</sub>	ISNS error amp trans-conductance	$\Delta$ V <sub>ISNS</sub> to $\Delta$ I <sub>COMP</sub> @ V <sub>COMP</sub> = 2.5V		100		µmho
V <sub>COMP</sub>	COMP operating range		2.0		3.5	V
DELAY CO	NTROL (DLY)				-	•
V <sub>DLY</sub>	DLY pin internal reference voltage		1.21	1.23	1.26	V
I <sub>DLY-MAX</sub>	DLY source current	V <sub>DLY</sub> = 0V	250			μA
	SENSE (ISNS)					
V <sub>ISNS-OCP</sub>	Over Current Detection Threshold	Non isolation mode	0.59	0.64	0.68	V
V <sub>ISNS-OCP</sub>	Over Current Detection Threshold	Isolation mode	3.2	3.4	3.6	V
I <sub>ISNS</sub>	Current Sense Bias Current	V <sub>ISNS</sub> = 5V	-1		1	μA
T <sub>OCP</sub>	Over current Detection Propagation Delay	Measure GATE pulse width at $V_{ISNS} = 5V$		210		ns
GATE DRIV	'ER (GATE)					
V <sub>GATE-H</sub>	GATE high drive voltage	I <sub>GATE</sub> = 50mA source	8	9.4	11.86	V
V <sub>GATE-L</sub>	GATE low drive voltage	I <sub>GATE</sub> = 50mA sink	28	80	167	mV
T <sub>ON-MIN</sub>	Minimum ON time		360	540	720	ns

Copyright © 2012, Texas Instruments Incorporated




# **Electrical Characteristics (continued)**

 $V_{CC}$  = 18V unless otherwise indicated. Typicals and limits appearing in plain type apply for  $T_A = T_J = +25$ °C. Limits appearing in **boldface** type apply over the full Operating Temperature Range. Data sheet minimum and maximum specification limits are guaranteed by design, test or statistical analysis.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T <sub>OFF-MAX</sub>	Maximum OFF time	ZCD = GND	50	72	94	μs
t <sub>GATE-RISE</sub>	Rise time	C <sub>LOAD</sub> = 1nF		110		ns
t <sub>GATE-FALL</sub>	Fall time	$C_{LOAD} = 1nF$		20		ns
THERMAL	SHUTDOWN					
TSD	Thermal shutdown temperature	NOTE 2		165		°C
	Thermal Shutdown hysteresis			20		°C

# **Typical Performance Characteristics**

All curves taken at V<sub>CC</sub>=18V with configuration in typical application for driving seven power LEDs with  $I_{LED}$ =350mA shown in this datasheet. T<sub>A</sub>=25°C, unless otherwise specified.




SNVS792-FEBRUARY 2012





## **Typical Performance Characteristics (continued)**

All curves taken at V<sub>CC</sub>=18V with configuration in typical application for driving seven power LEDs with  $I_{LED}$ =350mA shown in this datasheet. T<sub>A</sub>=25°C, unless otherwise specified.



SNVS792-FEBRUARY 2012



www.ti.com

# Simplified Internal Block Diagram




Figure 2. Simplified Block Diagram

# **Application Information**

The TPS92310 is an off-line controller specifically designed to drive LEDs with inherent Power Factor Correction (PFC). This device operates in Critical Conduction Mode (CRM) with adaptive Constant ON-Time control, so that high power factor can be achieved naturally. The TPS92310 can be used in isolated and non-isolated off-line applications that cover most requirements for LED lighting applications. A typical application schematic is shown in Figure 1 in the front page. On the primary side, the off-line flyback converter consists of a transformer which includes three windings L<sub>P</sub>, L<sub>S</sub> and L<sub>AUX</sub>, an external MOSFET Q<sub>1</sub> and inductor current sensing resistor R<sub>ISNS</sub>. On the output side, the L<sub>S</sub> winding, the output diode D<sub>3</sub>, the output capacitor C<sub>OUT</sub> and a LED string connected as the load. Additionally, an auxiliary supply circuit to power the TPS92310 after start-up with LAUX output is implemented. The LAUX output voltage, VLAUX is also used to detect the zero crossing point due to the end of a complete switching cycle. During the on-period, Q<sub>1</sub> is turned on, the AC line input is rectified by the input bridge rectifier D<sub>1</sub> and input capacitor C<sub>IN</sub> and current flows through L<sub>P</sub>, Q<sub>1</sub> and R<sub>ISNS</sub> to ground, input energy is stored in the primary inductor L<sub>P</sub>. Simultaneously, the ISNS pin of the device monitors the voltage of the current sensing resistor RISNS to perform the cycle-by-cycle inductor current limit function. While the MOSFET Q1 turned off, current flow in L<sub>P</sub> ceased and the energy stored during the on cycle is released to output and auxiliary circuits. The current in the secondary winding  $L_S$  charges the output capacitor  $C_{OUT}$  through  $D_3$  and supplies the LED load, the COUT also responsible to supply current to LED load during subsequent on-period. The current flows



through L<sub>AUX</sub> powers the TPS92310 through D<sub>2</sub> and C<sub>VCC</sub> in steady state operation. The voltage across L<sub>AUX</sub>, V<sub>LAUX</sub> is fed back to the ZCD pin through a resistor divider network formed by R<sub>2</sub> and R<sub>3</sub> to perform zero crossing detection of V<sub>LAUX</sub>, which determines the end of the off-period of a switching cycle. The next on-period of a new cycle will be initiated after an inserted delay of 2 x t<sub>DLY</sub>, the t<sub>DLY</sub> is programmable by a single resistor connecting the DLY pin and ground. The setting of the delay time, t<sub>DLY</sub> will be described in separate paragraph.

During steady state operation, the duration of the on-period  $t_{ON}$  can be determined with two different modes: the Constant On-Time (COT) mode and the Peak Current Mode (PCM), which are configured by setting the MODE1 and MODE2 pins. For the COT mode,  $t_{ON}$  is generated by comparing an internal fixed saw-tooth wave with the voltage on the COMP pin,  $V_{COMP}$ . Since  $V_{COMP}$  is slow varying,  $t_{ON}$  is nearly constant within an AC line cycle. For the PCM, the on-period is terminated when the voltage of the ISNS pin,  $V_{ISNS}$  reaches a threshold determined by  $V_{COMP}$ . Since the instantaneous input voltage (AC voltage) varies,  $t_{ON}$  varies accordingly within an AC line cycle. The duration of the off-period  $t_{OFF}$  is determined by the rate of discharging of L<sub>S</sub>, which is governed by  $I_{LS-PEAK}$  and  $V_{LED}$ . Also,  $I_{LS-PEAK}$  equals to n ×  $I_{LP-PEAK}$  where n is the turn ratio of L<sub>P</sub> and L<sub>S</sub>. Figure 3 shows the typical waveforms in normal operation.




Figure 3. Primary and Secondary Side Current Waveforms

# SNVS792-FEBRUARY 2012

#### **Startup Bias and UVLO**

During startup, the TPS92310 is in the startup state. It is powered from the AC line through  $R_1$  and  $D_1$  (Figure 1). In the startup state, most of the internal circuits of the TPS92310 shut down so that the quiescent current is minimized. When  $V_{CC}$  (voltage on the VCC pin) reaches the rising threshold of the  $V_{CC-UVLO}$  (typically 25.6V), the TPS92310 is in the low frequency state, where  $t_{ON}$  and  $t_{OFF}$  are fixed to 1.5µs and 72µs. When  $V_{ZCD-PEAK}$  is higher than  $V_{ZCD-ARM}$ , the TPS92310 enters normal operation.




Figure 4. Start up Bias Waveforms

#### Mode Decoder

The TPS92310 can operate in the Peak Current Mode (PCM) or Constant On-Time (COT) mode if an isolated topology is used. The TPS92310 can also use a non-isolated topology. In this case, only the COT mode can be selected. The COT mode gives a high power factor. The PCM can achieve a lower output current ripple. The COT mode using a non-isolated topology can achieve a higher efficiency and good load regulation. The above modes can be selected by setting the MODE1 and MODE2 pins according to Table 1. For normal operation of the TPS92310, the MODE1 and MODE2 pins cannot be connect to ground at the same time. And these pin were biased by an internal 1µA pull up, forcing any voltage into these pins are not allowed. The MODE decoder status will latch-in only when  $V_{CC}$  voltage reaches the  $V_{CC-UVLO}$  turn on threshold during start-up.

MODE1	MODE2	Mode of operation
OPEN	OPEN	COT mode using isolated topology
GND	OPEN	PCM using isolated topology
OPEN	GND	COT mode using non-isolated topology
GND	GND	Reserved



#### Zero Crossing Detection

To minimized the switching loss of the external MOSFET, a zero crossing detection circuit is embedded in the TPS92310.  $V_{LAUX}$  is AC voltage coupled from  $V_{SW}$  by means of the transformer, with the lower part of the waveform clipped by  $D_{ZCD}$ .  $V_{LAUX}$  is fed back to the ZCD pin to detect a zero crossing point through a resistor divider network which consists of  $R_2$  and  $R_3$ . The next turn on time of  $Q_1$  is selected  $V_{SW}$  is the minimum, an instant corresponding to a small delay after the zero crossing occurs. (Figure 5) The actual delay time depends on the drain capacitance of the  $Q_1$  and the primary inductance of the transformer ( $L_p$ ). Such delay time is set by a single external resistor as described in Delay Setting section.

During the off-period at steady state,  $V_{ZCD}$  reaches its maximum  $V_{ZCD-PEAK}$  (Figure 2), which is scalable by the turn ratio of the transformer and the resistor divider network  $R_2$  and  $R_3$ . It is recommended that  $V_{ZCD-PEAK}$  is set to 3V during normal operation.





Figure 5. Switching Node Waveforms

#### **Delay Time Setting**

In order to reduce EMI and switching loss, the TPS92310 can insert a delay between the off-period and the onperiod. The delay time is set by a single resistor which connects across the DLY pin and ground, and their relationship is shown in Figure 6. The optimal delay time depends on the resonance frequency between  $L_P$  and the drain to source capacitance of  $Q_1$  ( $C_{DS}$ ). Circuit designers should optimize the delay time according to the following equation.



After determining the delay time, t<sub>DLY</sub> can be implemented by setting R<sub>DLY</sub> according to the following equation:

$$R_{DLY} = K_{DLY}(t_{DLY} - 105 ns)$$

where  $K_{DLY} = 32M\Omega/ns$  is a constant.

(3)






Figure 6. Delay Time Setting

#### **Protection Features**

#### **OUTPUT OPEN CIRCUIT PROTECTION**

If the LED string is disconnected,  $V_{LED}$  increases and thus  $V_{ZCD-PEAK}$  increases. When  $V_{ZCD-PEAK}$  is larger than  $V_{ZCD-OVP}$  for 3 continues switching cycles, the Over Voltage Protection (OVP) feature is triggered such that the TPS92310 becomes Over-Voltage (OV) state. In this case, the switching of Q<sub>1</sub> is stopped, and  $V_{CC}$  decreases owing to the power consumption of the internal circuits of the TPS92310. When  $V_{CC}$  drops below the falling threshold of  $V_{CC-UVLO}$ , the TPS92310 restarts, and re-enter into startup state (Figure 8).

#### **OUTPUT SHORT CIRCUIT PROTECTION**

If the LED string is shorted,  $V_{ZCD-PEAK}$  drops. If  $V_{ZCD-PEAK}$  drops below  $V_{ZCD-TRIG}$ , the TPS92310 will under low frequency operation. In this case, the power supplied from  $L_{AUX}$  is not enough to maintain  $V_{CC}$ , then  $V_{CC}$  decreases. If the short is removed during low frequency state, the TPS92310 will restore to steady state. If the short sustains till VCC drops below the falling threshold of  $V_{CC-UVLO}$ , the TPS92310 restarts, and becomes startup state again. (Figure 7)



SNVS792-FEBRUARY 2012




Figure 7. Output Short Circuit waveforms

## OVER CURRENT PROTECTION


The Over Current Protection (OCP) limits the drain current of the external MOSFET Q1 and prevent inductor / transformer saturation. When  $V_{ISNS}$  reaches a threshold, the OCP is triggered and the output of the GATE pin is low immediately. The threshold is typically 3.4V and 0.64V when the TPS92310 is using an isolated topology and a non-isolated topology respectively.

#### THERMAL PROTECTION

Thermal protection is implemented by an internal thermal shutdown circuit, which activates at 160°C (typically) to shut down the TPS92310. In this case, the GATE pin outputs low to turn off the external MOSFET, and hence no power from the VAUX winding to  $V_{CC}$ . Capacitor  $C_{VCC}$  will discharge until UVLO. When the junction temperature of the TPS92310 falls back below 130°C, the TPS92310 resumes normal operation.



#### SNVS792-FEBRUARY 2012





#### Design Example

The following design example illustrates the procedures to calculate the external component values for the TPS92310 isolated single stage fly-back LED driver with PFC.

#### **Design Specifications:**

Input voltage range,  $V_{AC\_RMS} = 85VAC - 132VAC$ Nominal input voltage,  $V_{AC\_RMS(NOM)} = 110VAC$ Number of LED in serial =7

LED current,  $I_{LED} = 350 \text{mA}$ 

Forward voltage drop of single LED = 3.0V

Forward voltage of LED stack,  $V_{LED} = 21V$ 



#### Key operating Parameters:

Converter minimum switching frequency,  $f_{SW} = 75$ kHz

Output rectifier maximum reverse voltage,  $V_{D3(MAX)} = 100V$ 

Power MOSFET rating,  $V_{Q1(MAX)} = 800V (2.5A/3.8\Omega)$ 

Power MOSFET Output Capacitance, C<sub>DS</sub> = 37pF (estimated)

Nominal output power,  $P_{OUT} = 8W$ 


#### START UP BIAS RESISTOR

During start up, the V<sub>CC</sub> will be powered by the rectified line voltage through external resistor, R<sub>1</sub>. The V<sub>CC</sub> start up current,  $I_{VCC(SU)}$  must set in the range  $I_{VCC(MIN)}$ > $I_{VCC(SU)}$ > $I_{STARTUP(MAX)}$  to ensure proper restart operation during OVP fault. In this example, a value of 0.55mA is suggested. The resistance of R<sub>1</sub> can be calculated by dividing the nominal input voltage in RMS by the start up current suggested.


So,  $R_1 = 110V/0.55mA = 200K\Omega$  is recommended.

#### TRANSFORMER TURN RATIO

The transformer winding turn ratio, n is governed by the MOSFET Q1 maximum rated voltage,  $(V_{Q3(MAX)})$ , highest line input peak voltage ( $V_{AC-PEAK}$ ) and output diode maximum reverse voltage rating ( $V_{D3(MAX)}$ ). The output diode rating limits the lower bound of the turn ratio and the MOSFET rating provide the upper bound of the turn ratio. The transformer turn ratio must be selected in between the bounds. If the maximum reverse voltage of D3 ( $V_{D3(MAX)}$ ) is 100V. the minimum transformer turn ratio can be calculated with the equation in below.



In operation, the voltage at the switching node, V<sub>SW</sub> must be small than the MOSFET maximum rated voltage  $V_{Q1(MAX)}$ , For reason of safety, 10% safety margin is recommended. Hence, 90% of  $V_{Q1(MAX)}$  is used in the following equation.




where  $V_{OS}$  is the maximum switching node overshoot voltage allowed, in this example, 50V is assumed. As a rule of thumb, lower turn ratio of transformer can provide a better line regulation and lower secondly side peak current. In here, turn ratio n = 3.8 is recommended.

#### SWITCHING FREQUENCY SELECTION

TPS92310 can operate at high switching frequency in the range of 60kHz to 150kHz. In most off-line applications, with considering of efficiency degradation and EMC requirements, the recommended switching frequency range will be 60kHz to 80kHz. In this design example, switching frequency at 75kHz is selected.

# SNVS792-FEBRUARY 2012

The maximum power switch on-time,  $t_{ON}$  depends on the low line condition of  $85V_{AC}$ . At  $85V_{AC}$  the switching frequency was chosen at 75kHz. This transformer design will follow the formulae as shown below.



#### (7)


(8)

#### TRANSFORMER PRIMARY INDUCTANCE

The primary inductance, L<sub>P</sub> of the transformer is related to the minimum operating switching frequency  $f_{SW}$ , converter output power  $P_{OUT}$ , system efficiency  $\eta$  and minimum input line voltage  $V_{AC\_RMS(MIN)}$ . For CRM operation, the output power,  $P_{OUT}$  can be described by the equation in below.

$$\mathbf{P}_{OUT} = \eta \mathbf{x} \frac{1}{2} \mathbf{L}_{P} \mathbf{x} \mathbf{I}_{LP-PEAK}^{2} \mathbf{x} \mathbf{f}_{SW}$$

By re-arranging terms, the transformer primary inductance required in this design example can be calculated with the equation follows:



(9)

The converter minimum switching frequency is 75kHz,  $t_{ON}$  is 5.3µs,  $V_{AC\_RMS(MIN)} = 85V$  and  $P_{OUT} = 8W$ , assume the system efficiency,  $\eta = 85\%$ . Then,

(10)

$$L_{P} = \frac{0.85 \, x(85)^2 \, x(5.3 \, \mu)^2}{2 x 8 x 13.3 \, \mu} = 0.81 \, \text{mH}$$

From the calculation in above, the inductance of the primary winding required is 0.81mH.

#### **Calculate The Current Sensing Resistor**


After the primary inductance and transformer turn ratio is determined, the current sensing resistor,  $R_{\text{ISNS}}$  can be calculated.

The resistance for R<sub>ISNS</sub> is governed by the output current and transformer turn ratio, the equation in below can be used.

$$\mathbf{R}_{\text{ISNS}} = \mathbf{n} \mathbf{x} \left( \frac{\mathbf{v}_{\text{REF}}}{\mathbf{I}_{\text{LED}}} \right)$$

where  $V_{\text{REF}}$  is fixed to 0.14V internally.

Transformer turn ratio,  $N_P$  :  $N_S$  is 3.8 : 1 and  $I_{LED}$  = 0.35A



(12)

(11)





Figure 9. RISNS Resistor Interface





#### SNVS792-FEBRUARY 2012

# Auxiliary Winding Interface To ZCD

In Figure 10, R2 and R3 forms a resistor divider which sets the thresholds for over voltage protection of VLED. V<sub>ZCD-OVP</sub>, and V<sub>ZCD-PEAK</sub>. Before the calculation, we need to set the voltage of the auxiliary winding, V<sub>LAUX</sub> at open circuit.

For example :

Assume the nominal forward voltage of LED stack ( $V_{LED}$ ) is 21V.

To avoid false triggering ZCD<sub>OVP</sub> voltage threshold at normal operation, select ZCD<sub>OVP</sub> voltage at 1.3 times of the V<sub>LED</sub> is typical in most applications. In case the transformer leakage is higher, the ZCD<sub>OVP</sub> threshold can be set to 1.5 times of the V<sub>LED</sub>.

In this design example, open circuit AUX winding OVP voltage threshold is set to 30V. Assume the current through the AUX winding is 0.4mA typical.

As a result, R2 is 66k $\Omega$  and R3 is 11k $\Omega$ . Also, for suppressing high frequency noise at the ZCD pin, a 15pF capacitor connects the ZCD pin to ground is recommended.

# Auxiliary Winding V<sub>cc</sub> Diode Selection

The V<sub>CC</sub> diode D<sub>2</sub> provides the supply current to the controller, low temperature coefficient, low reverse leakage and ultra fast diode is recommended.

## Compensation Capacitor And Delay Timer Resistor Selection

To achieve PFC function with a constant on time flyback converter, a low frequency response loop is required. In most applications, a 2.2µF C<sub>COMP</sub> capacitor is suitable for compensation.





Figure 11. Compensation and DLY Timer connection

The resistor R<sub>DLY</sub> connecting the DLY pin to ground is used to set the delay time between the ZCD trigger to gate turn on. The delay time required can be calculated with the parasitic capacitance at the drain of MOSFET to ground and primary inductance of the transformer. Equation in below can be used to find the delay time and Figure 6 in previous page can help to find the resistance once the delay time is calculated



(13)

For example, using a transformer with primary inductance  $L_P = 1$  mH, and power MOSFET drain to ground capacitor  $C_{DS}$ =37pF, the t<sub>DLY</sub> can be calculated by the upper equation. As a result, t<sub>DLY</sub>=302ns and  $R_{DLY}$  is 6.31k $\Omega$ . The delay time may need to change according to the primary inductance of the transformer. The typical level of output current will shift if inappropriate delay time is chosen.

www.ti.com



#### **Output Flywheel Diode Selection**

To increase the overall efficiency of the system, a low forward voltage schottky diode with appropriate rating should be used.

#### Primary Side Snubber Design

The leakage inductance can induce a high voltage spike when power MOSFET is turned off. Figure 12 illustrate the operation waveform. A voltage clamp circuit is required to protect the MOSFET. The voltage of snubber clamp ( $V_{SN}$ ) must be higher than the sum of over shoot voltage ( $V_{OS}$ ), LED open load voltage multiplied by the transformer turn ratio (n). In this examples, the  $V_{OS}$  is 50V and LED maximum voltage,  $V_{LED(MAX)}$  is 30V, transformer turn ratio is 3.8. The snubber voltage required can be calculated with following equations.




Figure 12. Snubber Waveform

$$V_{SN} > V_{OS} + V_{LED(MAX)} \times n$$

where n is the turn ratio of the transformer.

$$V_{SN}$$
 > 50V+30V × 3.8=154V

(15)

(14)

At the same time, sum of the snubber clamp voltage and  $V_{AC}$  peak voltage ( $V_{AC\_PEAK}$ ) must be smaller than the MOSFET breakdown voltage ( $V_{MOS\_BV}$ ). By re-arranging terms, equation in below can be used.

$$V_{SN} < V_{MOS_BV} - V_{AC} \sqrt{2}$$
  
 $V_{SN} < 800 - 132 \times \sqrt{2} = 614V$ 

(16)

In here, snubber clamp voltage,  $V_{SN} = 250V$  is recommended.

#### **Output Capacitor**

The capacitance of the output capacitor is determined by the equivalent series resistance (ESR) of the LED,  $R_{LED}$  and the ripple current allowed for the application. The equation in below can be used to calculate the required capacitance.



$$C_{OUT} = \frac{\sqrt{\left(2\frac{I_{LED}}{\Delta I_{LED}}\right)^{2} - 1}}{4 \times \pi x f_{AC} R_{LED}}$$

(17)

Assume the ESR of the LED stack contains 7 LEDs and is 2.6 $\Omega$ , AC line frequency f<sub>AC</sub> is 60Hz.

In this example, LED current  $I_{LED}$  is 350mA and output ripple current is 30% of  $I_{LED}$ :

$$C_{OUT} = \frac{\sqrt{\left(\frac{2x0.35}{0.3x0.35}\right)^2 - 1}}{4x\pi x 60x7x2.6}$$

(18)

Then,  $C_{OUT} = 480 \mu F$ .


In here, a 470µF output capacitor with 10µF ceramic capacitor in parallel is suggested.


# **PCB Layout Considerations**

The performance of any switching power supplies depend as much upon the layout of the PCB as the component selection. Good layout practices are important when constructing the PCB. The layout must be as neat and compact as possible, and all external components must be as close as possible to their associated pins. High current return paths and signal return paths must be separated and connect together at single ground point. All high current connections must be as short and direct as possible with thick traces. The gate pin of the switching MOSFET should be connected close to the GATE pin with short and thick trace to reduce potential electro-magnetic interference. For off-line applications, one more consideration is the safety requirements. The clearance and creepage to high voltage traces must be complied to all applicable safety regulations.



SNVS792-FEBRUARY 2012








Figure 14. Non-isolated topology schematic



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
TPS92310DGS/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
TPS92310DGSR/NOPB	ACTIVE	VSSOP	DGS	10	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92310DGS/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS92310DGSR/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

19-Nov-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92310DGS/NOPB	VSSOP	DGS	10	1000	203.0	190.0	41.0
TPS92310DGSR/NOPB	VSSOP	DGS	10	3500	349.0	337.0	45.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated