3-W, HIGH EFFICIENCY STEP-UP CONVERTER IN MicroSiP™ PACKAGING

Check for Samples: TPS81256

FEATURES

- **91% Efficiency at 4MHz Operation**
- **Wide V$_{IN}$ Range From 2.5V to 5.5V**
- **I$_{OUT}$ ≥550mA at V$_{OUT}$ = 5.0V, V$_{IN}$ ≥3.3V**
- **±2% Total DC Voltage Accuracy**
- **43μA Supply Current**
- *Best-in-Class* **Line and Load Transient**
- **V$_{IN}$ ≥ V$_{OUT}$ Operation**
- **Low-Ripple Light-Load PFM Mode**
- **True Load Disconnect During Shutdown**
- **Thermal Shutdown and Overload Protection**
- **Sub 1-mm Profile Solution**
- **Total Solution Size <9mm^2**
- **9-Pin MicroSiP™ Packaging**

APPLICATIONS

- **Cell Phones, Smart-Phones, Tablet PCs**
- **Mono and Stereo APA Applications**
- **USB-OTG, HDMI Applications**
- **USB Charging Port (5V)**

DESCRIPTION

The TPS8125x device is a complete MicroSiP™ DC/DC step-up power solution intended for battery-powered portable applications. Included in the package are the switching regulator, inductor and input/output capacitors. Only a tiny additional output capacitor is required to finish the design.

The TPS8125x is based on a high-frequency synchronous step-up DC/DC converter optimized for battery-powered portable applications.

The DC/DC converter operates at a regulated 4-MHz switching frequency and enters power-save mode operation at light load currents to maintain high efficiency over the entire load current range.

The PFM mode extends the battery life by reducing the supply current to 43μA (typ) during light load operation. Intended for low-power applications, the TPS8125x supports more than 3W output power over a full Li-Ion battery voltage range. Input current in shutdown mode is less than 1μA (typ), which maximizes battery life.

The TPS8125x offers a very small solution size of less than 9mm^2 due to minimum amount of external components. The solution is packaged in a compact (2.6mm x 2.9mm) and low profile (1.0mm) BGA package suitable for automated assembly by standard surface mount equipment.


Figure 1. Efficiency vs. Load Current

Figure 2. Smallest Solution Size Application

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MicroSiP is a trademark of Texas Instruments.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE DEVICE OPTION

PART NUMBER[1]	OUTPUT VOLTAGE[2]	DEVICE SPECIFIC FEATURES	ORDERING[2]	PACKAGE MARKING CHIP CODE
TPS81256	5.0V		TPS81256SIP	TT
TPS81257[3]	5.1V		TPS81257SIP	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
(2) The SIP package is available in tape and reel. Add a R suffix (e.g. TPS81256SIPR) to order quantities of 3000 parts. Add a T suffix (e.g. TPS81256SIPT) to order quantities of 250 parts.
(3) Product preview. Contact TI factory for more information

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)[1]

				UNIT
Input voltage	TPS8125x	Voltage at VIN[2], VOUT[2], EN[2]	−0.3 to 6	V
Input current	TPS8125x	Continuous average current into VIN[3]	1.05	A
		Pulsed current into VIN[4]	1.3	A
Power dissipation			Internally limited	
Temperature range		Operating temperature range, T_A [3][4][5]	−40 to 85	°C
		Operating virtual junction, T_J	−40 to 150	°C
		Storage temperature range, T_{stg}	−55 to 125	°C
ESD rating[6]		Human Body Model - (HBM)	2000	V
		Charge Device Model - (CDM)	1000	V
		Machine Model - (MM)	200	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to network ground terminal.
(3) Limit the junction and the (top side) inductor case temperature to 110°C, limit the (top side) capacitor case temperature to 85°C for 2000h operation at maximum output power. Contact TI for more details on lifetime estimation.
(4) Limit the (top side) inductor case temperature to 140°C and the (top side) capacitor temperature to 115°C for 100h operation. Contact TI for more details on lifetime estimation.
(5) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ($T_{A(max)}$) is dependent on the maximum operating junction temperature ($T_{J(max)}$), the maximum power dissipation of the device in the application ($P_{D(max)}$), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$. To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 125°C, a maximum inductor case temperature of 125°C and a maximum capacitor case temperature of 85°C.
(6) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

Product Folder Link(s): TPS81256

THERMAL INFORMATION

THERMAL METRIC[1][2]		TPS8125x	UNIT
		SIP	
		9 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	62	°C/W
ψ_{JB}	Junction-to-board characterization parameter	31	
ψ_{JT}	Junction-to-case (top) thermal resistance		

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) Thermal data have been simulated with high-K board (per JEDEC standard).

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_I	Input voltage range	TPS81256	2.5		5.5	V
R_L	Minimum resistive load for start-up ($V_I \leq 4.8V$)	TPS81256	65			Ω
C_{EXT}	Output capacitance		2		30	µF
T_A	Ambient temperature		−40		85	°C
T_J	Operating junction temperature		−40		125	°C
T_{CASE_IND}	Operating inductor case temperature				125	°C
T_{CASE_CAP}	Operating capacitor case temperature				85	°C

ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at V_{IN} = 2.5V to 5.5V, V_{OUT} = 5.0V (or V_{IN}, whichever is higher), EN = 1.8V, T_A = −40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 5.0V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

| PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT							
I_Q	Operating quiescent current into V_{IN} [1]	TPS8125X	I_{OUT} = 0mA, V_{OUT} = 5.0V, V_{IN} = 3.6V EN = V_{IN} Device not switching		30	50	µA
	Operating quiescent current into V_{OUT} [1]				7	20	µA
I_{SD}	Shutdown current[1]	TPS8125x	EN = GND		0.85	5.0	µA
V_{UVLO}	Under-voltage lockout threshold	TPS81256	Falling		2.0	2.1	V
			Hysteresis		0.1		V
ENABLE							
V_{IL}	Low-level input voltage	TPS8125x				0.4	V
V_{IH}	High-level input voltage			1.0			V
I_{lkg}	Input leakage current		Input connected to GND or V_{IN}			0.5	µA
OUTPUT							
V_{OUT}	Regulated DC output voltage	TPS81256	$2.5V \leq V_{IN} \leq 4.85V$, I_{OUT} = 0mA PWM operation. Open Loop	4.92	5	5.08	V
			$3.3V \leq V_{IN} \leq 4.85V$, $0mA \leq I_{OUT} \leq 550mA$ PFM/PWM operation	4.85	5	5.2	V
			$2.9V \leq V_{IN} \leq 4.85V$, $0mA \leq I_{OUT} \leq 450mA$ PFM/PWM operation	4.85	5	5.2	V
ΔV_{OUT}	Power-save mode output ripple voltage	TPS81256	PFM operation, I_{OUT} = 1mA		35		mVpk
	PWM mode output ripple voltage		PWM operation, I_{OUT} = 200mA		8		mVpk
POWER SWITCH							
$r_{DS(on)}$	Input-to-output On-resistance	TPS8125x	V_I = 5.25 V. Device not switching		320		mΩ
I_{lkg}	Reverse leakage current into VOUT[1]	TPS81256	EN = GND			5	µA
I_{LIM}	Average input current limit	TPS8125x	EN = V_{IN}. V_{IN} = 3.3V		1180		mA
	Overtemperature protection	TPS8125x			140		°C
	Overtemperature hysteresis				20		°C

(1) Maximum values can vary over lifetime due to intrinsic capacitor ageing effects. For more details, refer to THERMAL AND RELIABILITY INFORMATION section.

ELECTRICAL CHARACTERISTICS (continued)

Minimum and maximum values are at V_{IN} = 2.5V to 5.5V, V_{OUT} = 5.0V (or V_{IN}, whichever is higher), EN = 1.8V, T_A = −40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V, V_{OUT} = 5.0V, EN = 1.8V, T_A = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OSCILLATOR							
f_{OSC}	Oscillator frequency	TPS81256	V_{IN} = 3.6V, V_{OUT} = 5.0V, I_{OUT} = 500mA		4		MHz
TIMING							
	Start-up time	TPS8125x	I_{OUT} = 0mA Time from active EN to start switching		70		µs
		TPS81256	I_{OUT} = 0mA Time from active EN to V_{OUT}		400		µs

PIN ASSIGNMENTS (TPS8125X)

Table 1. TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
EN	B2	I	This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin high enables the device. This pin must not be left floating and must be terminated.
GND	A1, A2, B1		Ground pin.
VIN	C1, C2	I	Power supply input.
VOUT	A3, B3, C3	O	Boost converter output.

Product Folder Link(s): *TPS81256*

FUNCTIONAL BLOCK DIAGRAM

PARAMETER MEASUREMENT INFORMATION

Table 2. List of Components

REFERENCE	DESCRIPTION	PART NUMBER, MANUFACTURER
C_{EXT}	4.7µF, 16V, 0603, X5R ceramic	GRM188R61C475KAAJ, muRata

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
η	Efficiency	vs Output current	3, 5
		vs Input voltage	4
V_O	DC output voltage	vs Output current	6, 7, 8
		vs Input voltage	9
I_O	Maximum output current	vs Input voltage	10
ΔV_O	Peak-to-peak output ripple voltage	vs Output current	11
I_{CC}	Supply current	vs Input voltage	12
I_{LIM}	Input current	vs Output current	13
	AC load transient response		14
	Load transient response		15, 16, 17
	Combined line/load transient response		18
	Overload recovery response		19
	Start-up		20

EFFICIENCY
vs
OUTPUT CURRENT

Figure 3.

EFFICIENCY
vs
INPUT VOLTAGE

Figure 4.

Product Folder Link(s): TPS81256

**EFFICIENCY
vs
OUTPUT CURRENT**

Figure 5.

**DC OUTPUT VOLTAGE
vs
OUTPUT CURRENT**

Figure 6.

**DC OUTPUT VOLTAGE
vs
OUTPUT CURRENT**

Figure 7.

**DC OUTPUT VOLTAGE
vs
OUTPUT CURRENT**

Figure 8.

DC OUTPUT VOLTAGE
vs
INPUT VOLTAGE

Figure 9.

MAXIMUM OUTPUT CURRENT
vs
INPUT VOLTAGE

Figure 10.

PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE
vs
OUTPUT CURRENT

Figure 11.

SUPPLY CURRENT
vs
INPUT VOLTAGE

Figure 12.

Product Folder Link(s): *TPS81256*

INPUT CURRENT
vs
OUTPUT CURRENT

$V_O = 5$ V,
PFM/PWM Operation

$V_I = 2.6$ V
$V_I = 3$ V
$V_I = 3.3$ V
$V_I = 3.6$ V
$V_I = 4.2$ V
$V_I = 4.5$ V

I_{IN} - Input Current - mA

I_O - Output Current - mA

Figure 13.

AC LOAD TRANSIENT

$V_I = 3.6$ V,
$V_O = 5.0$ V

Output Voltage (5.0V DC Offset)

0 to 500mA Load Sweep

Load Current (mA/mV)

Figure 14.

LOAD TRANSIENT RESPONSE IN
PFM/PWM OPERATION

$V_I = 3.6$ V,
$V_O = 5.0$ V

Output Voltage (5.0V DC Offset)

Load Current (mA/mV)

40 to 400 mA Load Step

Figure 15.

LOAD TRANSIENT RESPONSE IN
PFM/PWM OPERATION

$V_I = 2.7$ V,
$V_O = 5.0$ V

Output Voltage (5.0V DC Offset)

Load Current (mA/mV)

40 to 400 mA Load Step

Figure 16.

LOAD TRANSIENT RESPONSE IN
PFM/PWM OPERATION

Figure 17.

COMBINED LINE/LOAD TRANSIENT RESPONSE

Figure 18.

OVERLOAD RECOVERY RESPONSE

Figure 19.

START-UP

Figure 20.

DETAILED DESCRIPTION

OPERATION

The TPS8125x is a stand-alone, synchronous, step-up converter. The converter operates at a quasi-constant 4-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS8125x converter operates in power-save mode with pulse frequency modulation (PFM).

During PWM operation, the converter uses a novel quasi-constant on-time valley current mode control scheme to achieve excellent line/load regulation and allows the use of a small ceramic inductor and capacitors. Based on the V_{IN}/V_{OUT} ratio, a simple circuit predicts the required on-time.

At the beginning of the switching cycle, the low-side N-MOS switch is turned-on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the on-timer has expired, the rectifier is turned-on and the inductor current decays to a preset valley current threshold. Finally, the switching cycle repeats by setting the on timer again and activating the low-side N-MOS switch.

In general, a dc/dc step-up converter can only operate in "true" boost mode, i.e. the output "boosted" by a certain amount above the input voltage. The TPS8125x device operates differently as it can smoothly transition in and out of zero duty cycle operation. Therefore the output can be kept as close as possible to its regulation limits even though the converter is subject to an input voltage that tends to be excessive. In this operation mode, the output current capability of the regulator is limited to ca. 150mA. Refer to the typical characteristics section (DC Output Voltage vs. Input Voltage) for further details.

The current mode architecture with adaptive slope compensation provides excellent transient load response while requiring only one external tiny capacitor for output filtering and loop stability purposes. Internal soft-start and loop compensation simplifies the application design process.

POWER-SAVE MODE

The TPS8125X integrates a power-save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage.

It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode.

CURRENT LIMIT OPERATION, MAXIMUM OUTPUT CURRENT

The TPS8125x directly and accurately controls the average input current through intelligent adjustment of the valley current limit. The current limit circuit employs a valley current sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current ($I_{OUT(CL)}$), before entering current limit (CL) operation, can be defined by Equation 1.

$$I_{OUT(DC)} = I_{IN(CL)} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \eta$$

(1)

The output current, $I_{OUT(DC)}$, is the average of the rectifier ripple current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off-time is increased to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). When the current limit is reached the output voltage decreases during further load increase.

SOFTSTART, ENABLE

The TPS8125x device starts operation when EN is set high and starts up with the soft-start sequence. For proper operation, the EN pin must be terminated and must not be left floating.

The TPS8125x device has an internal softstart circuit that limits the inrush current during start-up. The first step in the start-up cycle is the pre-charge phase. During pre-charge, the rectifying switch is turned on until the output capacitor is charged to a value close to the input voltage. The rectifying switch is current limited (approx. 200mA) during this phase. This mechanism is used to limit the output current under short-circuit condition.

Once the output capacitor has been biased to the input voltage, the converter starts switching. The soft-start system progressively increases the on-time as a function of the input-to-output voltage ratio. As soon as the output voltage is reached, the regulation loop takes control and full current operation is permitted.

Pulling the EN pin low forces the device in shutdown, with a shutdown current of typically 1µA. In this mode, true load disconnect between the battery and load prevents current flow from V_{IN} to V_{OUT}, as well as reverse flow from V_{OUT} to V_{IN}.

LOAD DISCONNECT AND REVERSE CURRENT PROTECTION

Regular boost converters do not disconnect the load from the input supply and therefore a connected battery will be discharge during shutdown. The advantage of TPS8125x is that this converter is disconnecting the output from the input of the power supply when it is disabled (so called true shutdown mode). In case of a connected battery it prevents it from being discharge during shutdown of the converter.

UNDERVOLTAGE LOCKOUT

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling V_{IN} trips the under-voltage lockout threshold V_{UVLO} which is typically 2.0V. The device starts operation once the rising V_{IN} trips V_{UVLO} threshold plus its hysteresis of 100 mV at typ. 2.1V.

THERMAL REGULATION

The TPS8125x device contains a thermal regulation loop that monitors the die temperature during the pre-charge phase. If the die temperature rises to high values of about 110 °C, the device automatically reduces the current to prevent the die temperature from increasing further. Once the die temperature drops about 10 °C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit condition.

THERMAL SHUTDOWN

As soon as the junction temperature, T_J, exceeds 140°C (typ.) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown minus its hysteresis, the device continuous the operation.

APPLICATION INFORMATION

OUTPUT CAPACITOR

Because of the pulsating output current nature of the boost converter, a low ESR output capacitor is required to maintain control loop stability, to enhance the converter's transient response and to reduce the output voltage ripple. For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. The minimum capacitance is 2µF.

To get an estimate of the steady ripple due to charging and discharging the output capacitance, Equation 2 can be used.

$$\Delta V \ = \ \frac{I_{OUT} \cdot \left(V_{OUT} - V_{IN}\right)}{C \cdot V_{OUT} \cdot f}$$

(2)

Where f is the switching frequency which is 4MHz (typ.) and C is the effective output capacitance. Notice the TPS8125x device already incorporates ca. 1.2µF effective output capacitance.

In practice, the total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using Equation 3

$$V_{ESR} = I_{OUT} \cdot R_{ESR}$$

(3)

An MLCC capacitor with twice the value of the calculated minimum should be used due to DC bias effects. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. There are no additional requirements regarding minimum ESR. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients but the total output capacitance value should not exceed ca. 30µF.

DC bias effect: high cap. ceramic capacitors exhibit DC bias effects, which have a strong influence on the device's effective capacitance. Therefore the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and it's effective capacitance. For instance, a 4.7µF X5R 16V 0603 MLCC capacitor would typically show an effective capacitance of less than 2.5µF (under 5V bias condition, high temperature and ageing effects).

Because the damping factor in the output path is directly related to several resistive parameters (e.g. inductor DCR, power-stage $r_{DS(on)}$, PWB DC resistance, load switches $r_{DS(on)}$ …) that are temperature dependant, the converter small and large signal behavior must be checked over the input voltage range, load current range and temperature range.

The easiest sanity test is to evaluate, directly at the converter's output, the following aspects:

- PFM/PWM efficiency
- PFM/PWM and PWM load transient response

During the recovery time from a load transient, the output voltage can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

Product Folder Link(s): *TPS81256*

INPUT CAPACITOR

In a dc/dc boost converter, since the input current is continuous, only minimum input capacitor is required. The TPS8125x device integrates a low ESR decoupling capacitor to prevent large voltage transients that can cause misbehavior of the device or interference in other circuits in the system.

For most applications, the input capacitor that is integrated into the TPS8125x should be sufficient. If the application exhibits a noisy or erratic switching frequency, experiment with additional input capacitance to find a remedy. Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Additional input capacitors should be located as close as possible to the device.

The TPS8125x uses a tiny ceramic input capacitor. When a ceramic capacitor is combined with trace or cable inductance, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the part. In this circumstance, additional "bulk" capacitance, such as electrolytic or tantalum, should be placed between the input of the converter and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C_I.

Product Folder Link(s): *TPS81256*

TYPICAL APPLICATIONS

(1) The capacitor is not only required to decouple the audio power amplifier,
    but is also required to stable operation of the SMPS converter.
    The SMPS converter should be located in the close vicinity of the audio power amplifier.

Figure 21. "Boosted" Audio Power Supply

Figure 22. Battery Powered USB-DCP Power Supply

LAYOUT CONSIDERATION

In making the pad size for the SiP LGA balls, it is recommended that the layout use non-solder-mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 23 shows the appropriate diameters for a MicroSiP™ layout.

Figure 23. Recommended Land Pattern Image and Dimensions

SOLDER PAD DEFINITIONS[1][2][3][4]	COPPER PAD	SOLDER MASK OPENING [5]	COPPER THICKNESS	STENCIL OPENING [6]	STENCIL THICKNESS
Non-solder-mask defined (NSMD)	0.30mm	0.360mm	1oz max (0.032mm)	0.34mm diameter	0.1mm thick

(1) Circuit traces from non-solder-mask defined PWB lands should be 75μm to 100μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and affect reliability.
(2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
(3) Recommend solder paste is Type 3 or Type 4.
(4) For a PWB using a Ni/Au surface finish, the gold thickness should be less than 0.5mm to avoid a reduction in thermal fatigue performance.
(5) Solder mask thickness should be less than 20 μm on top of the copper circuit pattern.
(6) For best solder stencil performance use laser cut stencils with electro polishing. Chemically etched stencils give inferior solder paste volume control.

SURFACE MOUNT INFORMATION

The TPS8125x MicroSiP™ DC/DC converter uses an open frame construction that is designed for a fully automated assembly process and that features a large surface area for pick and place operations. See the "Pick Area" in the package drawings.

Package height and weight have been kept to a minimum thereby to allow the MicroSiP™ device to be handled similarly to a 0805 component.

See JEDEC/IPC standard J-STD-20b for reflow recommendations.

THERMAL AND RELIABILITY INFORMATION

The TPS8125x output current may need to be de-rated if it is required to operate in a high ambient temperature or deliver a large amount of continuous power. The amount of current de-rating is dependent upon the input voltage, output power and environmental thermal conditions. Care should especially be taken in applications where the localized PWB temperature exceeds 65°C.

The TPS8125x die and inductor temperature should be kept lower than the maximum rating of 125°C, so care should be taken in the circuit layout to ensure good heat sinking. Sufficient cooling should be provided to ensure reliable operation.

To estimate the junction temperature, approximate the power dissipation within the TPS8125x by applying the typical efficiency stated in this datasheet to the desired output power; or, by taking a power measurement if you have an actual TPS8125x device or a TPS8125XEVM evaluation module. Then calculate the internal temperature rise of the TPS8125x above the surface of the printed circuit board by multiplying the TPS8125x power dissipation by the thermal resistance.

The thermal resistance numbers listed in the Thermal Information table are based on modeling the MicroSiP™ package mounted on a high-K test board specified per JEDEC standard. For increased accuracy and fidelity to the actual application, it is recommended to run a thermal image analysis of the actual system. Figure 24 and Figure 25 are thermal images of TI's evaluation board with readings of the temperatures at specific locations on the device.

Figure 24. V_{IN}=3.6V, V_{OUT}=5V, I_{OUT}=300mA
150mW Power Dissipation at Room Temp.

Figure 25. V_{IN}=3.6V, V_{OUT}=5V, I_{OUT}=600mA
600mW Power Dissipation at Room Temp.

The TPS8125x is equipped with a thermal shutdown that will inhibit power switching at high junction temperatures. The activation threshold of this function, however, is above 125°C to avoid interfering with normal operation. Thus, it follows that prolonged or repetitive operation under a condition in which the thermal shutdown activates necessarily means that the components internal to the MicroSiP™ package are subjected to high temperatures for prolonged or repetitive intervals, which may damage or impair the reliability of the device.

MLCC capacitor reliability/lifetime is depending on temperature and applied voltage conditions. At higher temperatures, MLCC capacitors are subject to stronger stress. On the basis of frequently evaluated failure rates determined at standardized test conditions, the reliability of all MLCC capacitors can be calculated for their actual operating temperature and voltage.

Capacitor Lifetime
vs
Capacitor Case Temperature

Figure 26.

Capacitor B1 Lifetime
vs
Capacitor Case Temperature

Figure 27.

Failures caused by systematic degradation can be described by the Arrhenius model. The most critical parameter (IR) is the Insulation Resistance (i.e. leakage current). The drop of IR below a lower limit (e.g. 1 MΩ) is used as the failure criterion, see Figure 26. Figure 27 (B1 life) defines the capacitor lifetime based on a failure rate reaching 1%. It should be noted that the wear-out mechanisms occurring in the MLCC capacitors are not reversible but cumulative over time.

PACKAGE SUMMARY

SIP PACKAGE

TOP VIEW

BOTTOM VIEW

Code:

- CC — Package marking Chip Code (see for more details)
- YML — Y: Year, M: Month, L: Lot trace code
- LSB — L: Lot trace code, S: Site code, B: Board locator

MicroSiP™ DC/DC MODULE PACKAGE DIMENSIONS

The TPS8125x device is available in an 8-bump ball grid array (BGA) package. The package dimensions are:

- D = 2.575 ±0.05 mm
- E = 2.925 ±0.05 mm

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS81256SIPR	ACTIVE	uSiP	SIP	9	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-40 to 85	TT TXI256	Samples
TPS81256SIPT	ACTIVE	uSiP	SIP	9	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	-40 to 85	TT TXI256	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

TPS81256SiP

SIP (R−uSiP−N9)   MicroSiP™

Pick Area

PIN A1

2,975 / 2,875

2,625 / 2,525

2,00

1,00

C
B
A

1   2   3

E̸ 9X ∅ 0,35 / 0,25

⊕ ∅ 0,015 Ⓜ C A B

2,00

1,00

1,00 max

0,10 / 0,06

C

SEATING PLANE

⌒ 0,05 C

4210871−3/E   05/12

NOTES: A.   All linear dimensions are in millimeters.   Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.

         C.   MicroSiP™ package configuration − Micro System in Package.

         D.   Reference Product Data Sheet for array population.
              3 x 3 matrix pattern is shown for illustration only.
         E̸.   This package contains Pb−free balls.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		