

# 2-A Peak Sink/Source DDR Termination Regulator with VTTREF Buffered Reference For DDR2, DDR3 and DDR3L

Check for Samples: TPS51206

#### **FEATURES**

- Supply Input Voltage: Supports 3.3-V Rail and
- VLDOIN Input Voltage Range: VTT+0.4 V to
- **VTT Termination Regulator** 
  - Output Voltage Range: 0.5 V to 0.9 V
  - 2-A Peak Sink and Source Current
  - Requires Only 10-µF MLCC Output Capacitor
  - ±20 mV Accuracy
- **VTTREF Buffered Reference** 
  - VDDQ/2 ± 1% Accuracy
  - 10-mA Sink/Source Current
- Supports High-Z in S3 and Soft-Stop in S4/S5 with S3/S5 Inputs
- **Over Temperature Protection**
- 10-pin 2mm x 2mm SON(DSQ) Package

#### APPLICATIONS


- DDR2/DDR3/DDR3L Memory Power Supplies
- SSTL 18, SSTL 15, SSTL 135 and HSTL **Termination**

### DESCRIPTION

The TPS51206 is a sink/source double date rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low input voltage, low cost, low external component count systems where space is a key consideration. The TPS51206 maintains fast transient response and only requires  $1 \times 10$ -µF of ceramic output capacitance. The TPS51206 supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L) VTT bus. The VTT current capability is ±2A peak. The TPS51206 supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4/S5 state (suspend to disk).

The TPS51206 is available in 10-pin, 2x2, SON (DSQ) PowerPAD™ package and specified from -40°C to 85°C.

#### SIMPLIFIED APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION(1)(2)

T <sub>A</sub>	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	QUANTITY
40°C to 95°C	Diagtic CON	TPS51206DSQR	10	Tone and Deal	3000
–40°C to 85°C	Plastic SON	TPS51206DSQT	10	Tape and Reel	250

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the TI website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package

### ABSOLUTE MAXIMUM RATINGS(1)

		VALU	E	LINUT
		MIN	MAX	UNIT
	VDD, S3, S5	-0.3	7	V
Input voltage range <sup>(2)</sup>	VLDOIN, VTTSNS, VDDQSNS	-0.3	3.6	
	PGND	-0.3	0.3	V
Output voltage range <sup>(2)</sup>	VTT, VTTREF	-0.3	3.6	
Clastrostatia dia sharas	HBM QSS 009-105 (JESD22-A114A)		2	kV
Electrostatic discharge	CDM QSS 009-147 (JESD22-C101B.01)		500	٧
Junction temperature, T <sub>J</sub>			125	ο̈́
Operating free-air temperature	e, T <sub>A</sub>	<b>–</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP MAX	UNIT
Supply voltage	VDD	3.1	6.5	V
Input voltage range <sup>(1)</sup>	S3, S5	-0.1	6.5	V
	VLDOIN, VTTSNS, VDDQSNS	-0.1	3.5	
	PGND	-0.1	0.1	
Output voltage range <sup>(1)</sup>	VTT, VTTREF	-0.1	3.5	V
Operating free-air temp	perature, T <sub>A</sub>	-40	85	°C

<sup>(1)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

#### THERMAL INFORMATION

		TPS51206	
	THERMAL METRIC <sup>(1)</sup>	DSQ	UNITS
		10 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	70.3	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	46.3	
$\theta_{JB}$	Junction-to-board thermal resistance	33.8	°C/M
Ψлт	Junction-to-top characterization parameter	2.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	33.5	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	16.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Link(s): TPS51206

<sup>2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.



www.ti.com SLUSAH1 -MAY 2011

### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{VDD}$ =5 V, VLDOIN is connected to VDDQSNS,  $V_{S3}$ = $V_{S5}$ =5 V (unless otherwise noted)


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CU	RRENT					
I <sub>VDD(S0)</sub>	VDD supply current, in S0	$T_A = 25$ °C, No load, $V_{S3} = V_{S5} = 5$ V, $V_{VDDQSNS} = 1.8$ V		170		μA
I <sub>VDD(S3)</sub>	VDD supply current, in S3	$T_A = 25$ °C, No load, $V_{S3} = 0 \text{ V}$ , $V_{S5} = 5 \text{ V}$ , $V_{VDDQSNS} = 1.8 \text{ V}$		80		μΑ
I <sub>VDDSDN</sub>	VDD shutdown current, in S4/S5	$T_A = 25$ °C, No load, $V_{S3} = V_{S5} = 0$ V, $V_{VDDQSNS} = 1.8$ V			1	μA
I <sub>VLDOIN(S0)</sub>	VLDOIN supply current, in S0	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 5 V, V <sub>LDION</sub> = 1.8 V			5	μΑ
I <sub>VLDOIN(s3)</sub>	VLDOIN supply current, in S3	$T_A = 25^{\circ}C$ , No load, $V_{S3} = 0 \text{ V}$ , $V_{S5} = 5 \text{ V}$ , $V_{LDION} = 1.8 \text{ V}$			5	μΑ
I <sub>VLDOINSDN</sub>	VLDOIN shutdown current, in S4/S5	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 0 V, V <sub>LDION</sub> = 1.8 V			5	μΑ
VTTREF OU	ГРИТ		1			-
V <sub>VTTREF</sub>	Output voltage		$V_{V}$	<sub>'DDQSNS</sub> /2		V
	Output voltage tolerance to	I <sub>VTTREF</sub>  < 10 mA, 1.5 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V	49%	50%	51%	-
V <sub>VTTREFTOL</sub>	V <sub>VDDQSNS</sub>	I <sub>VTTREF</sub>  < 10 mA, 1.2 V ≤ V <sub>VDDQSNS</sub> < 1.5 V	48.75%		51.25%	
I <sub>VTTREFSRC</sub>	Source current	V <sub>VDDQSNS</sub> = 1.8 V, V <sub>VTTREF</sub> = 0 V	10			mA
I <sub>VTTREFSNK</sub>	Sink current	V <sub>VDDQSNS</sub> = 0 V, V <sub>VTTREF</sub> = 1.8 V	10			mA
I <sub>VTTREFDIS</sub>	VTTREF Discharge current	T <sub>A</sub> = 25°C, V <sub>S3</sub> = V <sub>S5</sub> = 0V, V <sub>VTTREF</sub> = 0.5V		1.3		mA
VTT OUTPU		1	1			
V <sub>VTT</sub>	Output voltage		V	DDQSNS/2		V
		I <sub>VTT</sub>  ≤ 10 mA, 1.4 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V	-20	DDQONO	20	
		$ V_{VTT}  < 1 \text{ A, } 1.4 \text{ V} \le V_{VDDQSNS} \le 1.8 \text{ V}^{(1)}$	-30		30	
	Output voltage tolerance to	$ I_{VTT}  < 2 \text{ A}, 1.4 \text{ V} \le V_{VDDQSNS} \le 1.8 \text{ V}^{(1)}$	-40		40	
$V_{VTTTOL}$	V <sub>VDDQSNS</sub> /2	I <sub>VTT</sub>  ≤ 10 mA, 1.2 V ≤ V <sub>VDDQSNS</sub> ≤ 1.4 V	VDDQSNS ≤ 1.4 V —20		20	mV
		$ I_{VTT}  < 1 \text{ A, } 1.2 \text{ V} \le V_{VDDQSNS} \le 1.4 \text{ V}^{(1)}$			30	
		$ I_{VTT}  < 1.5 \text{ A}, 1.2 \text{ V} \le V_{VDDQSNS} < 1.4 \text{ V}^{(1)}$	-40		40	
I <sub>VTTOCLSRC</sub>	Source current limit	$V_{\text{VDDQSNS}} = 1.8 \text{ V}, V_{\text{VTT}} = V_{\text{VTTSNS}} = 0.7 \text{ V}$	2		.0	Α
I <sub>VTTOCLSNK</sub>	Sink current limit	V <sub>VDDQSNS</sub> = 1.8 V, V <sub>VTT</sub> = V <sub>VTTSNS</sub> = 1.1 V	2			Α
I <sub>VTTLK</sub>	Leakage current	$T_A = 25^{\circ}\text{C}$ , $V_{S3} = 0$ V, $V_{S5} = 5$ V, $V_{VTT} = V_{VTTREF}$	_		5	μA
I <sub>VTTSNSBIAS</sub>	VTTSNS input bias current	$V_{S3} = 5 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-0.1		0.1	μA
I <sub>VTTSNSLK</sub>	VTTSNS leakage current	$V_{S3} = 0 \text{ V}, V_{S5} = 0 \text{ V}, V_{VITSNS} = V_{VITREF}$ $V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-0.1		0.1	μA
I <sub>VTTDIS</sub>	VTT Discharge current	$T_A = 25^{\circ}C$ , $V_{S3} = V_{S5} = V_{VDDQSNS} = 0$ V, $V_{VTT} = 0.5$ V	0.1	7	0.1	mA
VDDQ INPUT		14 - 25 6, VS3 - VS5 - VVDDQSNS - 0 V, VVII - 0.5 V		<u>'</u>		
I <sub>VDDQSNS</sub>	VDDQSNS input current	V <sub>VDDQSNS</sub> = 1.8 V		30		μA
	C THRESHOLD	VVDDQSNS = 1.0 V				
O V LO/LOGIC	, IIIILGIIOLD	Wake up		2.9		V
$V_{VDDUV}$	VDD UVLO threshold voltage					v
V	\$3/\$5 low lovel veltage	Hysteresis		0.2	0.5	V
V <sub>LL</sub>	S3/S5 low-level voltage		1.8		0.5	V
V <sub>LH</sub>	S3/S5 high-level voltage		1.0	0.0		V
V <sub>LHYST</sub>	S3/S5 hysteresis voltage		4	0.3		
I <sub>LHLK</sub>	S3/S5 input leak current		-1		1	μA
OVEK-TEMP	ERATURE PROTECTION	Q1 (1)		.=-		
T <sub>OTP</sub>	Over temperature protection	Shutdown temperature <sup>(1)</sup>		150		°C
	• •	Hysteresis <sup>(1)</sup>		10		

<sup>(1)</sup> Ensured by design. Not production tested.



# **DEVICE INFORMATION**

# **DSQ PACKAGE (TOP VIEW)**




### **PIN FUNCTIONS**

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
GND	8	_	Signal ground
PGND	4	_	Power GND for VTT LDO
S3	7	I	S3 signal input
S5	9	I	S5 signal input
VDD	10	I	Device power supply input (3.3 V or 5 V)
VDDQSNS	1	I	VDDQ sense input, reference input for VTTREF
VLDOIN	2	I	Power supply input for VTT/ VTTREF
VTT	3	0	Power output for VTT LDO, need to connect 10-µF or greater MLCC for stability
VTTREF	6	0	VTTREF buffered reference output. Need to connect 0.22-µF or greater MLCC for stability
VTTSNS	5	I	VTT LDO voltage sense input
Pad	_	_	Solder to the ground plane for increased thremal performance.



www.ti.com

### **FUNCTIONAL BLOCK DIAGRAM**





### TYPICAL CHARACTERISTICS




Figure 1. VDD Supply Current vs. Junction Temperature




Figure 2. VDD Shutdown Current vs. Junction Temperature




Figure 3. VLDOIN Supply Current vs. Junction Temperature




Figure 4. VLDOIN Shutdown Current vs. Junction Temperature




Figure 5. VTTREF Load Regulation (0.9 V)




Figure 6. VTTREF Load Regulation (0.75 V)

### TYPICAL CHARACTERISTICS (continued)




Figure 7. VTTREF Load Regulation (0.675 V)




Figure 8. VTTREF Load Regulation (0.6 V)




Figure 9. VTT Load Regulation (0.9 V)




Figure 10. VTT Load Regulation (0.75 V)




Figure 11. VTT Load Regulation (0.675 V)




Figure 12. VTT Load Regulation (0.6 V)







Figure 13. VTT Load Transient Response (0.9 V)

 $V_{VTT}$ (20 mV/div)

0.675 V offset



Time (200 µs/div) Figure 15. VTT Load Transient Response (0.675 V)

20.0mV Bw 2.0A Ω Bw

V<sub>VDDQSNS</sub> (50 mV/div)

1.35 V offset




Figure 17. VTT (Sink: -1 A) Bode Plot (0.75 V)

Figure 16. VTT Load Transient Response (0.6 V)




Figure 18. VTT (Source: +1 A) Bode Plot (0.75V)

Submit Documentation Feedback




Figure 19. Start-Up Waveforms (S5: Low to High)




Figure 21. Shutdown Waveforms (S3/ S5: High to Low)




Figure 20. Start-Up Waveforms (S3: Low to High)

Figure 22. VTT Dropout Voltage

Product Folder Link(s): TPS51206



#### DETAILED DESCRIPTION

### VTT SINK/SOURCE REGULATOR

The TPS51206 is a sink/source tracking termination regulator specifically designed for low input voltage, low cost, and low external component count systems where space is a key application parameter. The TPS51206 integrates a high-performance, low-dropout (LDO) linear regulator (VTT) that has ultimate fast response to track ½ VDDQSNS within 40 mV at all conditions, and its current capability is 2 A for both sink and source directions. A 10-µF (or greater) ceramic capacitor(s) need to be attached close to the VTT terminal for stable operation; X5R or better grade is recommended. To achieve tight regulation with minimum effect of trace resistance, the remote sensing terminal, VTTSNS, should be connected to the positive terminal of the output capacitor(s) as a separate trace from the high current path from the VTT pin.

The TPS51206 has a dedicated pin, VLDOIN, for VTT power supply to minimize the LDO power dissipation on user application. The minimum VLDOIN voltage is 0.4 V above the ½ VDDQSNS voltage.

#### **VTTREF**

The VTTREF pin includes 10 mA of sink/source current capability, and tracks ½ of VDDQSNS with ±1% accuracy. A 0.22-µF ceramic capacitor needs to be attached close to the VTTREF terminal for stable operation; X5R or better grade is recommended.

#### POWER STATE CONTROL

The TPS51206 has two input pins, S3 and S5, to provide simple control of the power state. Table 1 describes S3/S5 terminal logic state and corresponding state of VTTREF/VTT outputs. VTT is turn-off and placed to high impedance (High-Z) state in S3. The VTT output is floated and does not sink or source current in this state. When both \$5 and \$3 pins are LOW, the power state is set to \$4/\$5. In \$4/\$5 state, all the outputs are turn-off and discharged to GND.

VTTREF STATE S3 **S5** VTT S0 HI HI ON ON S3 LO ΗΙ ON OFF(High-Z) S4/S5 LO LO OFF(Discharge) OFF(Discharge)

Table 1. S3 and S5 Control Table

#### VDD UNDERVOLTAGE LOCKOUT PROTECTION

The TPS51206 input voltage (VDD) includes undervoltage lockout protection (UVLO). When the VDD pin voltage is lower than UVLO threshold voltage, VTT and VTTREF are shut off. This is non-latch protection.

#### **OVER-TEMPERATURE PROTECTION**

This device features internal temperature monitoring. If the temperature exceeds the threshold value, VTT and VTTREF are shut off. This is a non-latch protection.

www.ti.com SLUSAH1 -MAY 2011




Figure 23. Typical Timing Diagram



#### APPLICATION INFORMATION

#### VDD CAPACITOR

Add a ceramic capacitor, with a value 0.1 µF (or greater) and X5R grade (or better), placed close to the VDD terminal, to stabilize the bias supply voltage from any parasitic impedance from the power supply rail.

#### **VLDOIN CAPACITOR**

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a 10-µF (or greater) and X5R grade (or better) ceramic capacitor to supply this transient charge.

#### **VTTREF CAPACITOR**

Add a ceramic capacitor, with a value  $0.22~\mu F$  and X5R grade (or better), placed close to the VTTREF terminal for stable operation.

#### **VTT CAPACITOR**

For stable operation, a  $10-\mu\text{F}$  (or greater) and X5R (or better) grade ceramic capacitor(s) need to be attached close to the VTT terminal. This capacitor is recommended to minimize any additional equivalent series resistance (ESR) and/or equivalent series inductance (ESL) of ground trace between the PGND terminal and the VTT capacitor(s).

#### VTTSNS CONNECTION

To achieve tight regulation with minimum effect of trace resistance, a remote sensing terminal, the VTTSNS pin should be connected to the positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor(s) is larger than 2 m $\Omega$ . The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.




Figure 24. R-C Filter for VTTSNS

### **VDDQSNS CONNECTION**

VDDQSNS is a reference input of the VTTREF and VTT. Trace should be routed away from noise-generating lines.

2 Submit Documentation Feedback

www.ti.com SLUSAH1 -MAY 2011

#### THERMAL DESIGN

Because the TPS51206 is a linear regulator, the VTT current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference between VLDOIN and VTT times I<sub>VTT</sub> (VTT current) current becomes the power dissipation as shown in Equation 1.

$$P_{DISS(src)} = (V_{VLDOIN} - V_{VTT}) \times I_{VTT(src)}$$
(1)

In this case, if the VLDOIN pin is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VTT voltage is applied across the internal LDO regulator, and the power dissipation can be calculated by Equation 2.

$$P_{DISS(snk)} = V_{VTT} \times I_{VTT(snk)}$$
(2)

Maximum power dissipation allowed by the package is calculated by Equation 3.

$$P_{PKG} = \frac{T_{J(max)} - T_{A(max)}}{\theta_{JA}}$$

where

- T<sub>J(max)</sub> is +125°C
- T<sub>A(max)</sub> is the maximum ambient temperature in the system
- $\theta_{JA}$  is the thermal resistance from junction to ambient

(3)





#### LAYOUT CONSIDERATIONS




Figure 25. PCB Layout Guideline

Consider the following before beginning a TPS51206 layout design.

- The input bypass capacitor for VLDOIN should be placed as close as possible to the terminal with short and wide connections.
- The output capacitor for VTT should be placed close to the terminals (VTT and PGND) with short and wide connection in order to avoid additional ESR and/or ESL trace inductance.
- VTTSNS should be connected to the positive node of VTT output capacitor(s) as a separate trace from the
  high current VTT power trace. In addition, VTTSNS trace should be routed away from high current trace, on
  the separate layer is recommended. This configuration is strongly recommended to avoid additional ESR
  and/or ESL. If sensing the voltage at the point of the load is required, it is recommended to attach the output
  capacitor(s) at that point. In addition, it is recommended to minimize any additional ESR and/or ESL of ground
  trace between the GND pin and the VTT capacitor(s).
- The GND pin (and the negative node of the VTTREF output capacitor) and PGND pins (and the negative node of the VTT output capacitor) should be connected to the internal system ground planes (for better result, use at least two internal ground planes) with multiple vias. Use as many vias as possible to reduce the impedance between GND/PGND and the system ground plane.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the package thermal pad. The wide traces of the component and the side copper connected to the thermal land pad help to dissipate heat. Numerous vias 0.33 mm in diameter connected from the thermal land to the internal/solder side ground plane(s) should also be used to help dissipation. Please consult the TPS51206-EVM User's Guide for more detailed layout recommendations.

14 Submit Documentation Feedback

www.ti.com SLUSAH1 -MAY 2011

### **APPLICATION DIAGRAMS**

Figure 26 shows an application diagram for a configuration where VLDOIN and VDDQ are connected.




Figure 26. VLDOIN=VDDQ Configuration

Table 2. VLDOIN=VDDQ Configuration Components

REFERENCE DESIGNATOR	SPECIFICATION	MANUFACTURER	PART NUMBER
C1, C3	10 μF, 6.3 V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C2	0.1 μF, 6.3 V, X5R, 1005 (0402)	Taiyo Yuden	JWK105BJ104MP
C4	0.22 µF, 6.3 V, X5R, 1005 (0402)	Taiyo Yuden	JMK105BJ224KV

Copyright © 2011, Texas Instruments Incorporated

Figure 27 shows an application diagram for a configuration where VLDOIN and VDDQ are separated.




Figure 27. VLDOIN Separated from VDDQ Configuration

**Table 3. VLDOIN Separated from VDDQ Configuration Components** 

		_	-
REFERNCE DESIGNATOR	SPECIFICATION	MANUFACTURER	PART NUMBER
C1, C3	10 μF, 6.3V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C2	0.1 μF, 6.3V, X5R, 1005 (0402)	Taiyo Yuden	JWK105BJ104MP
C3	10 μF, 6.3V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C4	0.22 µF, 6.3V, X5R, 1005 (0402)	Taiyo Yuden	JMK105BJ224KV



### PACKAGE OPTION ADDENDUM

24-.lan-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
TPS51206DSQR	ACTIVE	SON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1206	Samples
TPS51206DSQT	ACTIVE	SON	DSQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	1206	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>&</sup>lt;sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Jan-2013


### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51206DSQR	SON	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS51206DSQT	SON	DSQ	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2


# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51206DSQR	SON	DSQ	10	3000	210.0	185.0	35.0
TPS51206DSQT	SON	DSQ	10	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



4210993/C 04/11

# DSQ (R-PWSON-N10)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: A. All linear dimensions are in millimeters

# DSQ (R-PWSON-N10)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>