

3.3V TO 18V MUX with Overcurrent Limit

Check for Samples: TPS22980

FEATURES

- Powered From 3.3V
- 4.5V to 19.8V High Voltage Switch
- 3V to 3.6V Switch
- Adjustable Current Limit
- Thermal Shutdown
- Make Before Break Switch
- High Voltage Discharge Before Low Voltage Make
- Reverse Current Blocking

APPLICATIONS

- Notebook Computers
- Desktop Computers
- Power Management Systems

DESCRIPTION

The TPS22980 is a current-limited power mux providing a connection to a peripheral device from either a low voltage supply (3.0V up to 3.6V) or a high voltage supply (5V up to 18V). The desired output is selected by digital control signals.

The high voltage (VHV) and low voltage (V3P3) switch current limits are set with external resistance. Once the current limit is reached, the TPS22980 will control the switch to maintain the current at the limit.

When the high voltage supply is not present, the TPS22980 will maintain the connection to the output from the low voltage supply. When a high voltage line and high voltage enable signal is detected by the device, the high voltage switch will be turned on in conjunction with the low voltage switch until a reverse current is detected by the low voltage switch. The low voltage switch is then disabled allowing a seamless transition from a low voltage to a high voltage supply with minimal drop and shoot-through current.

To prevent current backflow during a transition from a VHV connection to a V3P3 connection, the TPS22980 will break the VHV connection and discharge the output to approximately 3.3V. Once the output reaches 3.3V the device will connect V3P3 switch. If a load is present, the output will transition to 0V before returning to 3.3V.

The TPS22980 is available in a 4mm x 4mm x 1mm QFN package.




Figure 1. Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE	DEVICE SPECIFIC FEATURES
TPS22980RGPR	PS22980	RGP	Tape and Reel



Package Size: 4mm x 4mm x 1mm height, Pad Pitch: 0.5mm

PIN FUNCTIONS

	PIN					
NO.	NAME	DESCRIPTION				
1	TOTALL					
2	+					
3	GND	Device ground				
	_					
4						
5	EN	Device Enable.				
6	VHV	High voltage power supply input. Place a minimum of 0.1µF capacitor as close to this pin as possible.				
7		The state of the s				
8	ISET_V3P3	Sets the current limit for V3P3. Place resistor between this pin and GND. See Equation 1 to calculate resistor value.				
9	ISET_S3	Sets the current limit for VHV in S3 mode. Place resistor between this pin and GND. See Equation 1 to calculate resistor value.				
10	ISET_S0	Sets the current limit for VHV in S0 mode. Place resistor between this pin and GND. See Equation 1 to calculate resistor value.				
11	HV_EN	High voltage output enable.				
12, 14	OUT	Power output. Place a minimum of 1µF capacitor as close to this pin as possible.				
13	GND	Device ground.				
15						
16	RSVD	Reserved. Must Tie to GND.				
17	S0	When this pin is asserted, the device is put in S0 mode. Otherwise the device operates in S3 mode.				
18	V3P3OUT	3.3V bypass output. Place a minimum of 0.1µF capacitor as close to this pin as possible.				
19						
20	V3P3	3.3V power supply input. Place a minimum of 0.1µF capacitor as close to this pin as possible.				
EP	GND					

Submit Documentation Feedback

Copyright © 2011–2012, Texas Instruments Incorporated



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

		VALUE	UNIT
	Input voltage range on V3P3 (VDD) ⁽³⁾	-0.3 to 3.6	
	Input voltage range on EN, HVEN, ISET_V3P3, ISET_S0, ISET_S3, S0 ⁽³⁾	-0.3 to V3P3+0.3	
VI	Input voltage range on VHV ⁽³⁾	-0.3 to 20	V
	Output voltage range at OUT ⁽³⁾	-0.3 to 20	·
	Output voltage range at V3P3OUT ⁽³⁾	-0.3 to V3P3+0.3	·
T _A	Operating ambient temperature range	-40 to 85	°C
T _{J (MAX)}	Maximum operating junction temperature	110	ů
T _{stg}	Storage temperature range	-65 to 150	°C
CCD Dating	Charge Device Model (JESD 22 C101)	500	V
ESD Rating	Human Body Model (JESD 22 A114)	2	kV

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TPS22980	
	THERMAL METRIC ⁽¹⁾	RGP	UNITS
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	38.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	30.7	
θ_{JB}	Junction-to-board thermal resistance	11.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.4	10/00
ΨЈВ	Junction-to-board characterization parameter	11.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Copyright © 2011-2012, Texas Instruments Incorporated

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be de-rated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} – (θ_{JA} × P_{D(max)})
 All voltage values are with respect to network ground terminal.



RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
V_{3P3}	Supply voltage re	Cumply yeltogo rongo				
V_{HV}	Supply voltage ra	4.5	19.8	V		
I _{LIM3P3OUT}	V3P3OUT Switch	0	500	mA		
V_{IH}	Input logic high	EN, HV_EN, S0	V3P3-0.6	V3P3	V	
V_{IL}	Input logic low	EN, HV_EN, S0	0	0.6	V	
R _{SET_V3P3}	3.3V switch curre	nt limit set resistance	25.3	402	kΩ	
R _{SET_S0}	VHV switch curre	nt limit in S0 mode set resistance	25.3	402	kΩ	
RS _{ET_S3}	VHV switch curre	25.3	402	kΩ		

ELECTRICAL CHARACTERISTICS

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$. Typical values are for $V_{3P3} = 3.3\text{V}$, $V_{HV} = 15\text{V}$, and $T_{J} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	JPPLIES AND CURRENTS		.			
V _{3P3}	V3P3 Input voltage range		3	3.3	3.6	V
V_{HV}	VHV Input voltage range		4.5		19.8	V
I _{VHVACT}	Active quiescent current from VHV	HV_EN = 1, EN = 1			150	μΑ
I _{VHVSD}	Shutdown leakage current from VHV	HV_EN = 0, EN = 0 or 1			30	μΑ
I _{DDACT}	Active quiescent current from V3P3	EN = 1, HV_EN = 0			200	μΑ
I _{DDACTHV}	Active quiescent current from V3P3	EN = 1, HV_EN = 1			150	μΑ
I _{DDSD}	Shutdown Quiescent Current from V3P3	EN = 0, OUT = 0V			10	μΑ
I _{DIS}	OUT Discharge Current	$EN = 1, V_{HV} = 5V$ $HV_{EN} = 1 \rightarrow 0$	5		10	mA
	LIV EN EN CO CO landa sin lankana	V = 0 V			1	μΑ
I _{IN} HV_EN, EN, S0, S3 Input pin leakage		V = V3P3			1	μΑ
SWITCH A	ND RESISTANCE CHARACTERISTICS		•		·	
R _{SHV}	VHV Switch resistance	$V_{HV} = 5 \text{ V to } 18V, I_{VHV} = 1.5 \text{ A}$			250	mΩ
R _{S3P3}	V3P3 Switch resistance	$V_{3P3} = 3.3 \text{ V}, I_{V3P3} = 1.5 \text{ A}$			250	mΩ
R _{S3P3BYP}	V3P3 Bypass switch resistance	$V_{3P3} = 3.3 \text{ V}, I_{V3P3} = 500 \text{ mA}$			500	mΩ
VOLTAGE	THESHOLDS		•		·	
V	VIIV I Index veltage legicout	VHV Input Falling	3.6	4		V
V_{HVUVLO}	VHV Under voltage lockout	VHV Input Rising		4	4.3	V
\/	V2D2 Under veltage leekeut	V3P3 Input Falling	1.8	2.25		V
V _{3P3UVLO} V3P3 Under voltage lockout		V3P3 Input Rising		2.25	2.5	V
THERMAL	SHUTDOWN					
T _{SD}	Shutdown Temperature		110	120	130	°C
T _{SDHYST}	Shutdown Hysteresis			10		°C

Submit Documentation Feedback

Copyright © 2011–2012, Texas Instruments Incorporated




ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$. Typical values are for $V_{3P3} = 3.3\text{V}$, $V_{HV} = 15\text{V}$, and $T_{J} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT	LIMIT		•			
		$R_{SET_S0, 3} = 402 \text{ k}\Omega$	100	110	150	
I _{LIMHV}	VHV Switch current limit state S0 or S3	$R_{SET_S0, 3} = 80.6 \text{ k}\Omega$	495	525	555	mA
		$R_{SET_S0, 3} = 26.7 \text{ k}\Omega$	1515	1575	1635	
		$R_{SET_V3P3} = 402 \text{ k}\Omega$	100	110	150	
I _{LIM3P3}	V3P3 Switch current limit	$R_{SET_V3P3} = 80.6 \text{ k}\Omega$	495	525	555	mA
		$R_{SET_V3P3} = 26.7 \text{ k}\Omega$	1515	1575	1635	
I _{REV3P3}	V3P3 Switch Reverse Current Limit		10	27	45	mA
T _{V3P3RC}	V3P3 Switch Reverse Current Response Time	$V_{OUT} = V_{3P3} \rightarrow V_{3P3} + 20 \text{mV}$			100	μS
T _{VHVSC}	VHV Switch short circuit response time	C _{OUT} = 20 pF		8		μs
T _{V3P3SC}	V3P3 Switch short circuit response time	C _{OUT} = 20 pF		8		μs
TRANSITIO	ON DELAYS					
T _{3P3OFF}	VHV to V3P3 off time	$C_{OUT} = 1.1 \mu F$, EN = 1, HV_EN = 1 \rightarrow 0			6	ms
T _{0-3.3V}	0V to 3.3V ramp time	C _{OUT} ≤ 20 pF			6	ms
T _{3.3V-VHV}	3.3V to VHV ramp time	C _{OUT} ≤ 20 pF			6	ms
T _{VHV-3.3V}	VHV to 3.3V ramp time	C _{OUT} ≤ 20 pF			23	ms
T _{LIM}	Overcurrent response time	C _{OUT} ≤ 20 pF			0.5	ms

FUNCTIONAL BLOCK DIAGRAM





APPLICATION INFORMATION

CURRENT LIMIT

The TPS22980 provides current limiting in the power switches. Both the VHV supply current limit and the V3P3 supply current limit are adjustable by external resistors.

Figure 2 shows a simplified view of the TPS22980 current limit function. Both the VHV supply current limit and the V3P3 supply current limit are adjustable by external resistors.




Figure 2. Simplified Current Limit Diagram

The current limit thresholds, I_{REF_HV} and I_{REF_V3P3} , are set with three external resistors as shown in Figure 3. When the TPS22980 is passes the V3P3 voltage, the current limit is set by R_{ISET_V3P3} . The VHV path has two modes that support two different current limits which are selected by the S0 pin. When S0 is asserted high, R_{ISET_S0} sets the current limit. When S0 is low, R_{ISET_S3} sets the current limit. This allows the system to have two separate VHV current limits for different modes such as active and sleep.





Figure 3. External R_{SET} Resistances to Set Current Limits



CURRENT LIMIT THRESHOLD






Figure 4. I_{LIM} vs R_{SET} for VHV and V3P3

Figure 5. Percent Variance from min I_{LIM} vs R_{SET}

Figure 4 shows the minimum, typical, and maximum current limit for either supply versus its corresponding R_{ISET} value. Equation 1 is used to determine the R_{ISET} needed to set a minimum ILIM for a given supply and mode. Figure 5 shows the approximate variation from the set minimum I_{LIM} value to the typical and maximum I_{LIM} values.

$$RISET = \frac{40 \text{ k}\Omega \times Amps}{ILIMmin}$$
 (1)

where:

 R_{ISET} = external resistor used to set the current limit for V3P3, VHV (S0), or VHV (S3), and I_{LIMmin} = current limit for V3P3, VHV (S0), or VHV (S3) set by the external R_{ISET} resistor.

Each resistor is placed between the corresponding ISET pin and GND, as shown in Figure 3, providing a minimum current limit between 100mA and 1.5A.

TRANSITION DELAYS

Output transitions of the TPS22980 voltages are shown in Figure 6. When the device transitions from VHV to V3P3 at the output, the power switches both turn off until the output falls to near the V3P3 voltage. During this time, a discharge current (IDIS) pulls OUT down. If a load on the line is also pulling OUT down, the output can drop to 0V due to the switch off time of T3P3OFF. Figure 7 shows the voltage drop on the output during this transition with no output capacitance.






Figure 6. Allowable Voltage Transitions




Figure 7. Voltage Drop During Transitions from VHV

DIGITAL CONTROL SIGNALS

The voltage at OUT is controlled by two digital logic input signals, EN and HV_EN. HV_EN controls the state of the VHV switch and EN controls the state of V3P3 switch. Table 1 lists the possible output states given the conditions of the digital logic signals.

Table 1. Output State of OUT Given the States EN and HV_EN

EN	HV_EN	OUT
0	0	OPEN
0	1	OPEN
1	0	V3P3
1	1	VHV



Figure 8 shows possible combinations of EN and HV_EN controlling OUT of the TPS22980.




Figure 8. Logic Waveforms Displaying the Transition Between VHV and V3P3

OVER-CURRENT LIMIT AND SHORT CIRCUIT PROTECTION

When the load at OUT attempts to draw more current than the limit set by the external RISET resistors for the V3P3 switch and VHV switch (for both S0 and S3 modes), the device will operate in a constant current mode while lowering the output voltage. Figure 9 shows the delay, t_{LIM}, which occurs when an over-current fault is detected until the output current is lowered to ILIMHV tolerances for VHV or ILIM3V3 tolerances for V3P3 as shown in Figure 4.




Figure 9. Overcurrent Output Response

All short circuit conditions are treated as over-current conditions. In the event of a short circuit, the device will limit the output current to the corresponding R_{SET} value and continue to do so until thermal shutdown is encountered or the short circuit condition is removed.

Copyright © 2011–2012, Texas Instruments Incorporated



Reverse Current Protection

Reverse current protection for the V3P3 supply to OUT triggers at I_{REV3P3} causing the V3P3 supply switch to open. When the HV_EN signal is not asserted and reverse current protection is triggered, a discharge current source is turned on to bring the output voltage to 3.3V nominal.

Thermal Shutdown

The device enters thermal shutdown when junction temperature reaches T_{SD}. The device will resume the previous state on power up once the junction temperature has dropped by 10°C. Connect thermal vias to the exposed GND pad underneath the device package for improved thermal diffusion.

UVLO

When the VHV rail reaches the under-voltage lockout threshold of V_{HVUVLO} while HV_EN is high, the device will switch back to V3P3. Once the UVLO condition has cleared, the device will switch to VHV again. When the V3P3 rail reaches the under-voltage lockout threshold of $V_{3P3UVLO}$, regardless of the states of any digital logic controls, the device will open all switches and enter a reset condition.

Input Inductive Bounce at Short Circuit

When the TPS22980 is operating at high currents and high input voltage on VHV, a short circuit condition can cause the input to exceed the maximum safe operating condition for VHV. When a significant inductance is present at the VHV input, sudden turn off of current through the device may produce a large enough inductive voltage bounce that exceeds the maximum safe operating condition and may damage the TPS22980. To prevent this, reduce any inductance at the input. Input capacitors, such as 4.7µF, can reduce the supply bounce and are recommended.

Single Point Failure Protection

The TPS22980 current limits are set by the RISET resistances. Shorting one of these resistance would result in a single point failure that removes the current limiter for that particular input and mode. Without current limiting, an excessive current load may damage the TPS22980 and the system. To prevent a single point failure from occurring, the RISET resistances can be divided into two series resistances each as shown in Figure 10. Failure of a single resistance will not result in runaway current and damage.




Figure 10. R_{ISET} Division to Prevent Single Point Failure



REVISION HISTORY

Changes from Original (December 2011) to Revision A	Page		
Changed Typical Application figure.	1		
Added bottom view pin out information.	<u>2</u>		
Updated Pin Functions Table.	<u>2</u>		
 Added reverse current and thermal shutdown parameters to the ELECTRICAL CHARACTERISTICS table 	4		
Updated the APPLICATION INFORMATION section.	6		
 Updated Pin Functions Table. Added reverse current and thermal shutdown parameters to the ELECTRICAL CHARACTERISTICS table. Updated the APPLICATION INFORMATION section. Changes from Revision A (February 2012) to Revision B			
Changed Typical Application figure. Added bottom view pin out information. Updated Pin Functions Table. Added reverse current and thermal shutdown parameters to the ELECTRICAL CHARACTERISTICS table Updated the APPLICATION INFORMATION section.			



PACKAGE OPTION ADDENDUM

27-Mar-2012

PACKAGING INFORMATION

Orderable Device Status (1)		Package Type Package Drawing		Pins	Package Qty Eco Plan (2)		Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS22980RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22980RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22980RGPR	QFN	RGP	20	3000	367.0	367.0	35.0

RGP (S-PVQFN-N20) PLASTIC QUAD FLATPACK NO-LEAD 4,15 3,85 A В 15 11 10 16 4,15 3,85 20 6 Pin 1 Index Area Top and Bottom 0,20 Nominal Lead Frame 1,00 0,80 Seating Plane ○ 0,08 C Seating Height $\frac{0.05}{0.00}$ C THERMAL PAD 20 SIZE AND SHAPE 4X 2,00 SHOWN ON SEPARATE SHEET 16 10 0,50 15

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

 $20X \ \frac{0,30}{0,18}$

0,10 M C A B 0,05 M C

4203555/G 07/11

⚠ Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



Bottom View

RGP (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206346-3/X 02/12

NOTES: A. All linear dimensions are in millimeters



RGP (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts	Applications		
udia	ununu ti com/ou dio	Automotive on	

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti-rfid.com

Pr