SLIS030 - APRIL 1994 - REVISED JULY 1995

- Low r<sub>DS(on)</sub> . . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- **Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current**
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Four Distinct Function Modes
- Low Power Consumption

#### description

This power logic 8-bit addressable latch controls open-drain DMOS-transistor outputs and is general-purpose for desianed storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multifunctional device capable of storing single-line data in eight addressable latches and 3-to-8 decoder or demultiplexer with active-low DMOS outputs.

Four distinct modes of operation are selectable by controlling the clear ( $\overline{CLR}$ ) and enable ( $\overline{G}$ ) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS-transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable G should be held high (inactive) while the address lines are changing. In the 3-to-8 decoding or demultiplexing mode, the addressed output is inverted with respect to the D input and all other

**DW OR N PACKAGE** (TOP VIEW) 20 ] NC NC [ 19 ] CLR Vcc[ 2 S0 [ 18 D 3 17 DRAIN7 DRAIN1 5 16 DRAIN6 DRAIN2 6 15 DRAIN5 DRAIN3 [ 7 14] DRAIN4 13]G S1 [ 8 12 ] S2 GND [ 9 GND [ 10 11 ] GND

NC - No internal connection

L

н

н

	FUNCTION TABLE								
INF	PUT	s			FUNCTION				
CLR	G	D	DRAIN	DRAIN	FUNCTION				
H H	L	H L	L H	Q <sub>io</sub> Q <sub>io</sub>	Addressable Latch				
н	н	Х	Q <sub>io</sub>	Q <sub>io</sub>	Memory				

н

н

н

8-Line

Clear

Demultiplexer

LATCH	SELECTION TAB	LE

SELE		PUTS	DRAIN
S2	S1	S0	ADDRESSED
L	L	L	0
L	L	н	1
L	н	L	2
L	Н	н	3
н	L	L	4
н	L	н	5
н	н	L	6
н	Н	Н	7
l l = biak			

H = high level, L = low level

outputs are off. In the clear mode, all outputs are off and unaffected by the address and data inputs. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.

L

I. Н Х

Н


L L L L

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at T<sub>C</sub> = 25°C. The current limit decreases as the junction temperature increases for additional device protection.

The TPIC6B259 is characterized for operation over the operating case temperature range of  $-40^{\circ}$ C to 125°C.

SLIS030 - APRIL 1994 - REVISED JULY 1995

#### logic symbol<sup>†</sup>




 $\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SLIS030 - APRIL 1994 - REVISED JULY 1995


logic diagram (positive logic)





SLIS030 – APRIL 1994 – REVISED JULY 1995

#### schematic of inputs and outputs



# absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted)<sup>†</sup>

Logic supply voltage, V <sub>CC</sub> (see Note 1) Logic input voltage range, V <sub>I</sub>	–0.3 V to 7 V
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	50 V
Continuous source-to-drain diode anode current	500 mA
Pulsed source-to-drain diode anode current (see Note 3)	1 A
Pulsed drain current, each output, all outputs on, $I_D$ , $T_C$ = 25°C (see Note 3)	500 mA
Continuous drain current, each output, all outputs on, $I_D$ , $T_C = 25^{\circ}C$	150 mA
Peak drain current single output, $I_{DM}$ , $T_C = 25^{\circ}C$ (see Note 3)	
Single-pulse avalanche energy, EAS (see Figure 4)	
Avalanche current, I <sub>AS</sub> (see Note 4)	
Continuous total dissipation	
Operating virtual junction temperature range, T <sub>J</sub>	
Operating case temperature range, T <sub>C</sub>	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
  - 2. Each power DMOS source is internally connected to GND.
  - 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.
  - 4. DRAIN supply voltage = 15 V, starting junction temperature (T<sub>JS</sub>) = 25°C, L = 200 mH, I<sub>AS</sub> = 0.5 A (see Figure 4).

DISSIPATION RATING TABLE							
$\begin{array}{ccc} PACKAGE & T_{C} \leq 25^{\circ}C & DERATING\;\;FACTOR & T_{C} = 125^{\circ}C \\ POWER\;\;RATING & ABOVE\;\;T_{C} = 25^{\circ}C & POWER\;\;RATING \end{array}$							
DW	1389 mW	11.1 mW/°C	278 mW				
N	1050 mW	10.5 mW/°C	263 mW				



SLIS030 - APRIL 1994 - REVISED JULY 1995

#### recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, VIH	0.85 V <sub>CC</sub>		V
Low-level input voltage, V <sub>IL</sub>		0.15 V <sub>CC</sub>	V
Pulsed drain output current, $T_C$ = 25°C, $V_{CC}$ = 5 V (see Notes 3 and 5)	- 500	500	mA
Setup time, D high before G↑, t <sub>su</sub> (see Figure 2)	20		ns
Hold time, D high after G↑, t <sub>h</sub> (see Figure 2)	20		ns
Pulse duration, t <sub>W</sub> (see Figure 2)	40		ns
Operating case temperature, T <sub>C</sub>	- 40	125	°C

### electrical characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 1 mA			50			V
V <sub>SD</sub>	Source-to-drain diode forward voltage	I <sub>F</sub> = 100 mA				0.85	1	V
Ιн	High-level input current	V <sub>CC</sub> = 5.5 V,	VI = V <sub>CC</sub>				1	μA
ΙL	Low-level input current	V <sub>CC</sub> = 5.5 V,	VI = 0				-1	μA
1	Logic supply current		All outputs off			20	100	۵
lcc		V <sub>CC</sub> = 5.5 V	All outputs on			150	300	μΑ
IN	Nominal current	V <sub>DS(on)</sub> = 0.5 V, See Notes 5, 6, a		T <sub>C</sub> = 85°C,		90		mA
1	Off state drain surrant	V <sub>DS</sub> = 40 V,	V <sub>CC</sub> = 5.5 V			0.1	5	۵
IDSX	DSX Off-state drain current		V <sub>CC</sub> = 5.5 V,	T <sub>C</sub> = 125°C		0.15	8	μA
		I <sub>D</sub> = 100 mA,	V <sub>CC</sub> = 4.5 V			4.2	5.7	
<sup>r</sup> DS(on)	Static drain-to-source on-state resistance	I <sub>D</sub> = 100 mA, T <sub>C</sub> = 125°C	V <sub>CC</sub> = 4.5 V,	See Notes 5 and 6 and Figures 6 and 7		6.8	9.5	Ω
		I <sub>D</sub> = 350 mA,	V <sub>CC</sub> = 4.5 V	1		5.5	8	

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>C</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from D			150		ns
tPHL	Propagation delay time, high-to-low-level output from D	C <sub>L</sub> = 30 pF, I <sub>D</sub> = 100 mA,		90		ns
t <sub>r</sub>	Rise time, drain output	See Figures 1, 2, and 8		200		ns
t <sub>f</sub>	Fall time, drain output			200		ns
ta	Reverse-recovery-current rise time	I <sub>F</sub> = 100 mA, di/dt = 20 A/μs,		100		
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		ns

NOTES: 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.

5. Technique should limit  $T_J - T_C$  to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T<sub>C</sub> = 85°C.



SLIS030 – APRIL 1994 – REVISED JULY 1995

#### thermal resistance

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
$R_{\theta JA}$	Thermal registeres junction to embient	DW package	All 9 outputs with agual namer		90	°C/W
	Thermal resistance junction-to-ambient	N package	All 8 outputs with equal power		95	


#### PARAMETER MEASUREMENT INFORMATION 5 V CLR 0 V 5 V 5 V 24 V **S**0 2 0 V 3 ID\_ Vcc 5 V S0 8 **S1 S1** $R_L = 235 \Omega$ 0 V 12 Word **S2** DUT 5 V 4-7, Output Generator 13 **S2** G (see Note A) 14-17 19 0 V DRAIN CLR 18 5 V $C_L = 30 \, pF$ D GND (see Note B) G 0 V 9, 10, 11 5 V -D **TEST CIRCUIT** 0 V 24 V DRAIN5 0.5 V 24 V DRAIN3 0.5 V **VOLTAGE WAVEFORMS**

- NOTES: A. The word generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .
  - B. CL includes probe and jig capacitance.

#### Figure 1. Resistive-Load Test Circuit and Voltage Waveforms



SLIS030 – APRIL 1994 – REVISED JULY 1995




PARAMETER MEASUREMENT INFORMATION

INPUT SETUP AND HOLD WAVEFORMS

- NOTES: A. The word generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \ \Omega$ .
  - B. CL includes probe and jig capacitance.

#### Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




- NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.
  - B. The V<sub>GG</sub> amplitude and R<sub>G</sub> are adjusted for di/dt = 20 A/ $\mu$ s. A V<sub>GG</sub> double-pulse train is used to set I<sub>F</sub> = 0.1 A, where t<sub>1</sub> = 10  $\mu$ s, t<sub>2</sub> = 7  $\mu$ s, and t<sub>3</sub> = 3  $\mu$ s.

#### Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



SLIS030 - APRIL 1994 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION


**TEST CIRCUIT** 

**VOLTAGE AND CURRENT WAVEFORMS** 


NOTES: A. The word generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ . B. Input pulse duration, t<sub>w</sub>, is increased until peak current I<sub>AS</sub> = 0.5 A. Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 30 \text{ mJ}.$ 



**TYPICAL CHARACTERISTICS** 




SLIS030 - APRIL 1994 - REVISED JULY 1995



NOTE D. Technique should limit  $T_J - T_C$  to 10°C maximum.



SLIS030 - APRIL 1994 - REVISED JULY 1995



THERMAL INFORMATION



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated