
- Low r<sub>DS(on)</sub> . . . 0.3 Ω Typ
- High Voltage Output . . . 60 V
- Extended ESD Capability . . . 4000 V
- Pulsed Current . . . 10 A Per Channel
- Fast Commutation Speed


#### description

The TPIC5401 is a monolithic gate-protected power DMOS array that consists of four N-channel enhancement-mode DMOS transistors, two of which are configured with a common source. Each transistor features integrated high-current zener diodes ( $Z_{CXa}$  and  $Z_{CXb}$ ) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k $\Omega$  resistor.

The TPIC5401 is offered in a 16-pin thermally enhanced dual-in-line (NE) package and a 20-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of –40°C to 125°C.



#### schematic



NOTE: For correct operation, no terminal pin may be taken below GND.



## TPIC5401 H-BRIDGE GATE-PROTECTED POWER DMOS ARRAY

SLIS024A - DECEMBER 1993 - REVISED MARCH 1994

### absolute maximum ratings over operating case temperature range (unless otherwise noted)

| Drain-to-source voltage, V <sub>DS</sub>   | 60 V                         |
|--|------------------------------|
| Source-to-GND voltage (Q1, Q3)   | 100 V                        |
| Drain-to-GND voltage (Q1, Q3)  | 100 V                        |
| Drain-to-GND voltage (Q2, Q4)  | 60 V                         |
| Gate-to-source voltage range, V <sub>GS</sub>  | –9 V to 18 V                 |
| Continuous drain current, each output, T <sub>C</sub> = 25°C: DW package                               | 1.7 A                        |
| NE package   | 2 A                          |
| Continuous source-to-drain diode current, T <sub>C</sub> = 25°C  | 2 A                          |
| Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15) |                              |
| Continuous gate-to-source zener-diode current, T <sub>C</sub> = 25°C                                   | ±50 mA                       |
| Pulsed gate-to-source zener-diode current, T <sub>C</sub> = 25°C                                       | ±500 mA                      |
| Single-pulse avalanche energy, $E_{AS}$ , $T_{C} = 25^{\circ}C$ (see Figures 4, 15, and 16) .          | 21 mJ                        |
| Continuous total dissipation   | See Dissipation Rating Table |
| Operating virtual junction temperature range, T <sub>J</sub>   | 40°C to 150°C                |
| Operating case temperature range, T <sub>C</sub>   | 40°C to 125°C                |
| Storage temperature range  |                              |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds   |                              |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

#### **DISSIPATION RATING TABLE**

| PACKAGE | T <sub>C</sub> ≤ 25°C<br>POWER RATING |            |        |  |  |
|---------|---------------------------------------|------------|--------|--|--|
| DW      | 1389 mW                               | 11.1 mW/°C | 279 mW |  |  |
| NE      | 2075 mW                               | 16.6 mW/°C | 415 mW |  |  |



## electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

| PARAMETER            |   | TEST CONE   | MIN                                  | TYP | MAX  | UNIT |    |
|----------------------|---|---|--------------------------------------|-----|------|------|----|
| V <sub>(BR)DSX</sub> | Drain-to-source breakdown voltage                         | I <sub>D</sub> = 250 μA,  | V <sub>GS</sub> = 0                  | 60  |      |      | V  |
| V <sub>GS(th)</sub>  | Gate-to-source threshold voltage                          | I <sub>D</sub> = 1 mA,<br>See Figure 5  | V <sub>DS</sub> = V <sub>GS</sub> ,  | 1.5 | 1.85 | 2.2  | V  |
| V <sub>(BR)</sub> GS | Gate-to-source breakdown voltage                          | I <sub>GS</sub> = 250 μA  |                                      | 18  |      |      | V  |
| V <sub>(BR)</sub> SG | Source-to-gate breakdown voltage                          | I <sub>SG</sub> = 250 μA  |                                      | 9   |      |      | V  |
| V <sub>(BR)</sub>    | Reverse drain-to-GND breakdown voltage (across D1, D2)    | Drain-to-GND currer   | nt = 250 μA                          | 100 |      |      | V  |
| V <sub>DS(on)</sub>  | Drain-to-source on-state voltage                          | I <sub>D</sub> = 2 A,<br>See Notes 2 and 3  | V <sub>GS</sub> = 10 V,              |     | 0.6  | 0.7  | V  |
| V <sub>F(SD)</sub>   | Forward on-state voltage, source-to-drain                 | I <sub>S</sub> = 2 A,<br>V <sub>GS</sub> = 0 (Z1, Z2, Z3, Z4),<br>See Notes 2 and 3 and Figure 12 |                                      |     | 1    | 1.2  | V  |
| VF                   | Forward on-state voltage, GND-to-drain                    | I <sub>D</sub> = 2 A (D1, D2),<br>See Notes 2 and 3   | 1 5 ' '                              |     | 7.5  |      | V  |
| Inco                 | Zero-gate-voltage drain current                           | V <sub>DS</sub> = 48 V,   | T <sub>C</sub> = 25°C                |     | 0.05 | 1    | μА |
| IDSS                 | Zero-gate-voltage drain current                           | V <sub>GS</sub> = 0   | T <sub>C</sub> = 125°C               |     | 0.5  | 10   | μΑ |
| IGSSF                | Forward-gate current, drain short circuited to source     | V <sub>GS</sub> = 15 V,   | V <sub>DS</sub> = 0                  |     | 20   | 200  | nA |
| IGSSR                | Reverse-gate current, drain short circuited to source     | V <sub>SG</sub> = 5 V,  | V <sub>DS</sub> = 0                  |     | 10   | 100  | nA |
| 1                    | Looke a current drain to CAID                             | V <b>-</b> 49 V   | T <sub>C</sub> = 25°C                |     | 0.05 | 1    |    |
| <sup>l</sup> lkg     | Leakage current, drain-to-GND                             | V <sub>DGND</sub> = 48 V  | T <sub>C</sub> = 125°C               |     | 0.5  | 10   | μΑ |
| <b>IDC</b> ()        | Static drain-to-source on-state resistance                | V <sub>GS</sub> = 10 V,<br>I <sub>D</sub> = 2 A,  | T <sub>C</sub> = 25°C                |     | 0.3  | 0.35 | Ω  |
| <sup>r</sup> DS(on)  | otatic drain-to-source on-state resistance                | See Notes 2 and 3 and Figures 6 and 7   | T <sub>C</sub> = 125°C               |     | 0.47 | 0.5  | 32 |
| 9fs                  | Forward transconductance                                  | V <sub>DS</sub> = 15 V,<br>See Notes 2 and 3 a  | I <sub>D</sub> = 1 A,<br>nd Figure 9 | 1.6 | 1.9  |      | S  |
| C <sub>iss</sub>     | Short-circuit input capacitance, common source            |   |                                      |     | 220  | 275  | _  |
| C <sub>oss</sub>     | Short-circuit output capacitance, common source           | V <sub>DS</sub> = 25 V,   | V <sub>GS</sub> = 0,                 |     | 120  | 150  | pF |
| C <sub>rss</sub>     | Short-circuit reverse-transfer capacitance, common source | f = 1 MHz,  | See Figure 11                        |     | 100  | 125  | Ε. |

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

## source-to-drain and GND-to-drain diode characteristics, $T_C = 25^{\circ}C$

|                                       | PARAMETER TEST CONDITIONS |   |                                   | MIN       | TYP | MAX  | UNIT |    |  |
|---------------------------------------|---------------------------|---|-----------------------------------|-----------|-----|------|------|----|--|
| t <sub>rr</sub> Reverse-recovery time |                           |   | $S = 0$ , $di/dt = 100 A/\mu s$ , | Z1 and Z3 |     | 120  |      | ns |  |
|                                       | Reverse-recovery time     | I <sub>S</sub> = 1 A,<br>V <sub>GS</sub> = 0,<br>See Figures 1 and 14 |                                   | Z2 and Z4 |     | 280  |      |    |  |
|                                       |                           |   |                                   | D1 and D2 |     | 260  |      |    |  |
|                                       | Total diode charge        |   |                                   | Z1 and Z3 |     | 0.12 |      |    |  |
| Q <sub>RR</sub>                       |                           |   |                                   | Z2 and Z4 |     | 0.9  |      | μС |  |
|                                       |                           |   |                                   | D1 and D2 |     | 2.2  |      |    |  |



<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

SLIS024A - DECEMBER 1993 - REVISED MARCH 1994

## resistive-load switching characteristics, T<sub>C</sub> = 25°C

|                     | PARAMETER                       | 7                                       | MIN                     | TYP                     | MAX                 | UNIT                     |    |     |     |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
|---------------------|---------------------------------|---|-------------------------|-------------------------|---------------------|--------------------------|----|-----|-----|-----|--|--|--|--|--|--|--|--|-------------|------------------|--|-----|---|----|
| <sup>t</sup> d(on)  | Turn-on delay time              | V <sub>DD</sub> = 25 V,                 | V <sub>DD</sub> = 25 V, | V <sub>DD</sub> = 25 V, |                     |                          |    | 32  | 65  |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| <sup>t</sup> d(off) | Turn-off delay time             |   |                         |                         | $R_L = 25 \Omega$ , | t <sub>en</sub> = 10 ns, |    | 40  | 80  | 20  |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| t <sub>r</sub>      | Rise time                       | t <sub>dis</sub> = 10 ns,               | See Figure 2            |                         |                     | 15                       | 30 | ns  |     |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| tf                  | Fall time                       | 1                                       |                         |                         |                     | 25                       | 50 |     |     |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| Qg                  | Total gate charge               | V <sub>DS</sub> = 48 V,<br>See Figure 3 |                         |                         |                     | 6.6                      | 8  |     |     |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| Q <sub>gs(th)</sub> | Threshold gate-to-source charge |   |                         |                         |                     |                          |    |     |     |     |  |  |  |  |  |  |  |  | $I_D = 1 A$ | $V_{GS}$ = 10 V, |  | 0.8 | 1 | nC |
| Q <sub>gd</sub>     | Gate-to-drain charge            |   |                         |                         |                     |                          |    |     | 2.6 | 3.2 |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| L <sub>d</sub>      | Internal drain inductance       |   |                         |                         |                     | 5                        |    | -11 |     |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| Ls                  | Internal source inductance      |   |                         |                         |                     | 5                        |    | nH  |     |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |
| Rg                  | Internal gate resistance        |   |                         |                         |                     | 0.25                     |    | Ω   |     |     |  |  |  |  |  |  |  |  |             |                  |  |     |   |    |

#### thermal resistances

| PARAMETER                                |   | TEST CONDITIONS | MIN                          | TYP | MAX | UNIT |      |
|--|---|-----------------|------------------------------|-----|-----|------|------|
| R <sub>θ</sub> JA Junction-to-ambient th |   | DW              |                              |     | 90  |      |      |
|  | Junction-to-ambient thermal resistance (see Note 4) | NE              | All outputs with equal power |     | 60  |      |      |
| $R_{\theta JB}$                          | Junction-to-board thermal resistance                | DW              |                              |     | 53  |      | °C/W |
| $R_{\theta JC}$                          | Junction-to-case thermal resistance                 | DW              |                              |     | 30  |      |      |
| $R_{\theta JP}$                          | Junction-to-pin thermal resistance                  | NE              |                              |     | 25  |      |      |

NOTE 4: Package mounted on an FR4 printed-circuit board with no heatsink.

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



<sup>†</sup>I<sub>RM</sub> = maximum recovery current ‡The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

#### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Waveform

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .

B. Input pulse duration ( $t_W$ ) is increased until peak current  $I_{AS}$  = 10 A.

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 21 \text{ mJ}.$ 

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

#### TYPICAL CHARACTERISTICS








Figure 6

**DRAIN CURRENT** 

#### TYPICAL CHARACTERISTICS

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

#### **DRAIN-TO-SOURCE VOLTAGE** ΔVGS = 0.2 V V<sub>GS</sub> = 10 V Tj = 25°C (unless otherwise noted VGS = 15 V ID- Drain Current - A 3 VGS = 4 V VGS = 3 V 2 4 6 10 12 18 20 0 8 14 V<sub>DS</sub> - Drain-to-Source Voltage - V

Figure 8

# DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9




Figure 10

#### TYPICAL CHARACTERISTICS




Figure 11





Figure 12






Figure 13




Figure 14




#### THERMAL INFORMATION

### MAXIMUM DRAIN CURRENT **DRAIN-TO-SOURCE VOLTAGE** 100 T<sub>C</sub> = 25°C ID - Maximum Drain Current - A 1 µst 10 10 ms† 11111 1 mst **500** μst DW Pkg **NE Pkg** DC Conditions 0.1 0.1 1 10 100 V<sub>DS</sub> - Drain-to-Source Voltage - V

Figure 15


† Less than 2% duty cycle



#### THERMAL INFORMATION

# NE PACKAGE† NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE

VS PULSE DURATION



† Device mounted on FR4 printed-circuit board with no heatsink.


NOTE A:  $Z_{\theta JA}(t) = r(t) R_{\theta JA}$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$  $d = \text{duty cycle} = t_W/t_C$ 

Figure 17



#### THERMAL INFORMATION

#### DW PACKAGET JUNCTION-TO-BOARD THERMAL RESISTANCE vs **PULSE DURATION**



† Device mounted on 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink.

NOTE A:  $Z_{\theta JB}(t) = r(t) R_{\theta JB}$  $t_W$  = pulse duration  $t_C$  = cycle time  $t_C$  = duty cycle =  $t_W/t_C$ 

Figure 18



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated