


- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 4 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface

#### description


The TPIC1321L is a monolithic gate-protected logic-level power DMOS array that consists of six electrically isolated N-channel enhancement-mode DMOS transistors configured as 3-half H-bridges. Each transistor features integrated high-current zener diodes ( $Z_{\text{CXa}}$  and  $Z_{\text{CXb}}$ ) to



prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k $\Omega$  resistor.

The TPIC1321L is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### schematic



NOTE A: For correct operation, no terminal may be taken below GND.

### TPIC1321L 3-HALF H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS042 - NOVEMBER 1994

# absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Output-to-GND voltage	60 V
Drain-to-GND voltage	100 V
SOURCE4, SOURCE6-to-GND voltage	60 V
Gate-to-source voltage range, V <sub>GS</sub>	9 V to 18 V
Continuous drain current, each output, T <sub>C</sub> = 25°C	1.25 A
Continuous source-to-drain diode current, T <sub>C</sub> = 25°C	1.25 A
Pulsed drain current, each output, I <sub>max</sub> , T <sub>C</sub> = 25°C (see Note 1 and Figure 15)	4 A
Continuous gate-to-source zener-diode current, T <sub>C</sub> = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T <sub>C</sub> = 25°C	±500 mA
Single-pulse avalanche energy, E <sub>AS.</sub> T <sub>C</sub> = 25°C (see Figures 4 and 16)	96 mJ
Continuous total dissipation, T <sub>C</sub> = 25°C (see Figure 15)	
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



# TPIC1321L 3-HALF H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS042 – NOVEMBER 1994

# electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	V <sub>GS</sub> = 0	60			٧	
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA, See Figure 5	V <sub>DS</sub> = V <sub>GS,</sub>	1.5	1.75	2.2	٧	
V <sub>(BR)GS</sub>	Gate-to-source breakdown voltage	I <sub>GS</sub> = 250 μA		18			V	
V <sub>(BR)</sub> SG	Source-to-gate breakdown voltage	I <sub>SG</sub> = 250 μA		9			V	
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage (across D1, D2, D3, D4, D5)	Drain-to-GND curren	t = 250 μA	100			٧	
V <sub>DS(on)</sub>	Drain-to-source on-state voltage	I <sub>D</sub> = 1.25 A, See Notes 2 and 3	V <sub>GS</sub> = 5 V,		0.44	0.5	V	
V <sub>F(SD)</sub>	Forward on-state voltage, source-to-drain	I <sub>S</sub> = 1.25 A, V <sub>GS</sub> = 0 (Z1 – Z6), See Notes 2 and 3 ar	nd Figure 12		0.9	1.1	<b>&gt;</b>	
VF	Forward on-state voltage, GND-to-drain	I <sub>D</sub> = 1.25 A (D1 – D5) See Notes 2 and 3			4		V	
1	Zana maka walka na dunin awununk	100 h	T <sub>C</sub> = 25°C		0.05	1		
IDSS	Zero-gate-voltage drain current		T <sub>C</sub> = 125°C		0.5	10	μΑ	
IGSSF	Forward-gate current, drain short circuited to source	V <sub>GS</sub> = 15 V,	V <sub>DS</sub> = 0		20	200	nA	
IGSSR	Reverse-gate current, drain short circuited to source	V <sub>SG</sub> = 5 V,	V <sub>DS</sub> = 0		10	100	nA	
In	Leakage current, drain-to-GND	V <sub>DGND</sub> = 48 V	T <sub>C</sub> = 25°C		0.05	1	μА	
llkg	Leakage current, drain-to-GND	VDGND - 40 V	T <sub>C</sub> = 125°C		0.5	10	μΑ	
(DO()	Static drain-to-source on-state resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 1.25 A,	T <sub>C</sub> = 25°C		0.35	0.4	Ω	
<sup>r</sup> DS(on)	Static drain-to-source on-state resistance	See Notes 2 and 3 and Figures 6 and 7	T <sub>C</sub> = 125°C		0.57	0.6	22	
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 625 mA, See Notes 2 and 3 and Figure 9		1.6	1.74		S	
C <sub>iss</sub>	Short-circuit input capacitance, common source				200	250		
Coss	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V, f = 1 MHz,	$V_{DS} = 25 \text{ V}, \qquad V_{GS} = 0,$			175	220	рF
C <sub>rss</sub>	Short-circuit reverse-transfer capacitance, common source		See Figure 11		40	75	۲۰	

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

# source-to-drain and GND-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
t <sub>rr</sub>	Reverse-recovery time	I <sub>S</sub> = 625 mA,	V <sub>DS</sub> = 48 V,	Z1, Z2, and Z3		45		ns
Q <sub>RR</sub>	Total diode charge	V <sub>GS</sub> = 0, See Figures 1 and 14	di/dt = 100 A/μs,	21, 22, and 23		50		nC

<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

# TPIC1321L 3-HALF H-BRIDGE GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS042 - NOVEMBER 1994

# resistive-load switching characteristics, $T_C = 25^{\circ}C$

	PARAMETER TEST CONDITIONS				MIN	TYP	MAX	UNIT										
t <sub>d(on)</sub>	Turn-on delay time					34	70											
t <sub>d(off)</sub>	Turn-off delay time	V <sub>DD</sub> = 25 V,	V <sub>DD</sub> = 25 V,	V <sub>DD</sub> = 25 V,	V <sub>DD</sub> = 25 V,	$R_1 = 40 \Omega$ , $t_{en}$	t <sub>en</sub> = 10 ns,		80	150	no							
t <sub>r</sub>	Rise time	t <sub>dis</sub> = 10 ns,	See Figure 2			28	55	ns										
t <sub>f</sub>	Fall time					15	30											
Qg	Total gate charge					4.6	5.8											
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	V <sub>DS</sub> = 48 V, See Figure 3											$I_D = 625 \text{ mA},$	$V_{GS} = 5 V$		0.7	0.88	nC
Q <sub>gd</sub>	Gate-to-drain charge					2.5	3.13											
LD	Internal drain inductance					5		-11										
LS	Internal source inductance					5		nΗ										
Rg	Internal gate resistance					0.25		Ω										


#### thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		44.5		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.


- 5. Package mounted on a 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board.
- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power

#### PARAMETER MEASUREMENT INFORMATION



† IRM = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



NOTE A: C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate-Charge Test Circuit and Voltage Waveform



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 4 A$ .

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 96 \text{ mJ}.$ 

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

#### TYPICAL CHARACTERISTICS

# GATE-TO-SOURCE THRESHOLD VOLTAGE VS JUNCTION TEMPERATURE 2.5 VDS = VGS ID = 1 mA ID = 100 µA

VGS(th) - Gate-to-Source Threshold Voltage - V

-40 - 20

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE vs




Figure 5

40 60


Figure 6

# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

T<sub>J</sub> - Junction Temperature - °C

80 100 120

140 160



DRAIN CURRENT
vs
DRAIN-TO-SOURCE VOLTAGE





Figure 8

#### TYPICAL CHARACTERISTICS







Figure 9








Figure 11

Figure 12

#### TYPICAL CHARACTERISTICS

# DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE

**GATE CHARGE** 60 12 I<sub>D</sub> = 625 mA T<sub>J</sub> = 25°C See Figure 3 50 10 VDS - Drain-to-Source Voltage - V VGS - Gate-to-Source Voltage - V V<sub>DD</sub> = 20 V 40  $V_{DD} = 30 V$ 30 20 V<sub>DD</sub> = 48 V 10 V<sub>DD</sub> = 20 V 0 0 2 3 4 5 6 7 8 Q<sub>g</sub> – Gate Charge – nC

Figure 13


#### **REVERSE-RECOVERY TIME**

٧s REVERSE di/dt 50 45 trr - Reverse-Recovery Time - ns 40 Z<sub>1</sub>, Z<sub>2</sub>, and Z<sub>3</sub> 35 30 25 20 15 V<sub>DS</sub> = 48 V  $V_{GS} = 0$ 10 Is = 625 mA T<sub>J</sub> = 25°C 5 See Figure 1 0 300 100 200 400 500 600 Reverse di/dt - A/µs

Figure 14




#### THERMAL INFORMATION




- † Less than 2% duty cycle
- ‡ Device mounted on FR4 printed-circuit board with no heatsink.
- § Device mounted in intimate contact with infinite heatsink.

Figure 15



#### THERMAL INFORMATION

# DW PACKAGE† JUNCTION - TO - BOARD THERMAL RESISTANCE vs PULSE DURATION



† Device mounted on 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink.

NOTE A:  $Z_{\theta B}(t) = r(t) R_{\theta JB}$   $t_W = \text{pulse duration}$   $t_C = \text{cycle time}$  $d = \text{duty cycle} = t_W/t_C$ 

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated