




150-mW STEREO AUDIO POWER AMPLIFIER

FEATURES

- 150-mW Stereo Output
- PC Power Supply Compatible
 - Fully Specified for 3.3-V and 5-V Operation
 - Operation to 2.5 V
- Pop Reduction Circuitry
- Internal Midrail Generation
- Thermal and Short-Circuit Protection
- Surface-Mount Packaging
 - PowerPAD™ MSOP
 - SOIC
- Pin Compatible With TPA122, LM4880, and LM4881 (SOIC)

D OR DGN PACKAGE (TOP VIEW)




DESCRIPTION

The TPA6111A2 is a stereo audio power amplifier packaged in either an 8-pin SOIC or an 8-pin PowerPADTM MSOP package capable of delivering 150 mW of continuous RMS power per channel into $16-\Omega$ loads. Amplifier gain is externally configured by means of two resistors per input channel and does not require external compensation for settings of 0 to 20 dB.

THD+N, when driving a 16- Ω load from 5 V, is 0.03% at 1 kHz, and less than 1% across the audio band of 20 Hz to 20 kHz. For 32- Ω loads, the THD+N is reduced to less than 0.02% at 1 kHz, and is less than 1% across the audio band of 20 Hz to 20 kHz. For 10-k Ω loads, the THD+N performance is 0.005% at 1 kHz, and less than 0.5% across the audio band of 20 Hz to 20 kHz.

TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

	PACKAGED DEVI	MSOP	
T _A	SMALL OUTLINE ⁽¹⁾ (D)	MSOP ⁽¹⁾ (DGN)	SYMBOLIZATION
-40°C to 85°C	TPA6111A2D	TPA6111A2DGN	TI AJA

 The D and DGN package is available in left-ended tape and reel only (e.g., TPA6111A2DR, TPA6111A2DGNR).

Terminal Functions

TERMINA	ERMINAL		TERMINAL		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION		
BYPASS	3	I	Tap to voltage divider for internal mid-supply bias supply. Connect to a 0.1-μF to 1-μF low ESR capacitor for best performance.		
GND	4	I	GND is the ground connection.		
IN1-	2	I	IN1– is the inverting input for channel 1.		
IN2-	6	I	IN2– is the inverting input for channel 2.		
SHUTDOWN	5	ı	Puts the device in a low quiescent current mode when held high		
V_{DD}	8	I	V _{DD} is the supply voltage terminal.		
V _{O1}	1	0	V _{O1} is the audio output for channel 1.		
V _{O2}	7	0	V _{O2} is the audio output for channel 2.		

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
V_{DD}	Supply voltage	6 V
VI	Input voltage	–0.3 V to V _{DD} + 0.3 V
	Continuous total power dissipation	internally limited
TJ	Operating junction temperature range	-40°C to 150°C
T _{stg}	Storage temperature range	–65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAG	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
DGN	2.14 W ⁽¹⁾	17.1 mW/°C	1.37 W	1.11 W

(1) See the Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (literature number SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD on page 33 of the before-mentioned document.



RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V _{DD}	Supply voltage	2.5	5.5	V
T _A	Operating free-air temperature	-40	85	°C
V _{IH}	High-level input voltage (SHUTDOWN)	60% x V _{DD}		V
V _{IL}	Low-level input voltage (SHUTDOWN)		25% x V _{DD}	V

DC ELECTRICAL CHARACTERISTICS

at $V_{DD} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{oo}	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	V _{DD} = 3.2 V to 3.4 V		70		dB
I _{DD}	Supply current	SHUTDOWN (pin 5) = 0 V		1.5	3	mA
I _{DD(SD)}	Supply current in shutdown mode	SHUTDOWN (pin 5) = V _{DD}		1	10	μA
Z _i	Input impedance			> 1		ΜΩ

AC OPERATING CHARACTERISTICS

 V_{DD} = 3.3 V, T_A = 25°C, R_L = 16 Ω

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Po	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz	60	mW
THD+N	Total harmonic distortion + noise	$P_0 = 40 \text{ mW}, 20 \text{ Hz} - 20 \text{ kHz}$	0.4%	
B _{OM}	Maximum output power BW	G = 20 dB, THD < 5%	> 20	kHz
	Phase margin	Open loop	96°	
	Supply ripple rejection	f = 1 kHz, C _(BYP) = 0.47 μF	71	dB
	Channel/channel output separation	f = 1 kHz, P _O = 40 mW	89	dB
SNR	Signal-to-noise ratio	$P_{O} = 50 \text{ mW}, A_{V} = 1$	100	dB
V _n	Noise output voltage	A _V = 1	11	μV(rms)

DC ELECTRICAL CHARACTERISTICS

at V_{DD} = 5.5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voo	Output offset voltage				10	mV
PSRR	Power supply rejection ratio	V _{DD} = 4.9 V to 5.1 V		70		dB
I _{DD}	Supply current	SHUTDOWN (pin 5) = 0 V		1.6	3.2	mA
I _{DD(SD)}	Supply current in shutdown mode	SHUTDOWN (pin 5) = V _{DD}		1	10	μΑ
I _{IH}	High-level input current (SHUTDOWN)	$V_{DD} = 5.5 \text{ V}, V_{I} = V_{DD}$			1	μΑ
I _{IL}	Low-level input current (SHUTDOWN)	$V_{DD} = 5.5 \text{ V}, V_{I} = 0 \text{ V}$			1	μΑ
Zi	Input impedance			> 1	·	МΩ



AC OPERATING CHARACTERISTICS

 $V_{DD} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 6 \Omega$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Po	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz	150)	mW
THD+N	Total harmonic distortion + noise	P _O = 100 mW, 20 Hz – 20 kHz	0.6%)	
B _{OM}	Maximum output power BW	G = 20 dB, THD < 5%	> 20)	kHz
	Phase margin	Open loop	96°)	
	Supply ripple rejection ratio	$f = 1 \text{ kHz}, C_{(BYP)} = 0.47 \mu F$	61		dB
	Channel/channel output separation	f = 1 kHz, P _O = 100 mW	90)	dB
SNR	Signal-to-noise ratio	P _O = 100 mW, A _V = 1	100)	dB
V _n	Noise output voltage	A _V = 1	11.7	,	μV(rms)

AC OPERATING CHARACTERISTICS

 $V_{DD} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, R_L = 32 \Omega$

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Po	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz	35	mW
THD+N	Total harmonic distortion + noise	$P_{O} = 40 \text{ mW}, 20 \text{ Hz} - 20 \text{ kHz}$	0.4%	
B _{OM}	Maximum output power BW	G = 20 dB, THD < 2%	> 20	kHz
	Phase margin	Open loop	96°	
	Supply ripple rejection	f = 1 kHz, C _(BYP) = 0.47 μF	71	dB
	Channel/channel output separation	f = 1 kHz, P _O = 25 mW	75	dB
SNR	Signal-to-noise ratio	P _O = 90 mW, A _V = 1	100	dB
V _n	Noise output voltage	A _V = 1	11	μV(rms)

AC OPERATING CHARACTERISTICS

 $V_{DD} = 5~V,~T_A = 25^{\circ}C,~R_L = 32~\Omega$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Po	Output power (each channel)	THD ≤ 0.1%, f = 1 kHz	90		mW
THD+N	Total harmonic distortion + noise	P _O = 20 mW, 20 Hz – 20 kHz	2%		
B _{OM}	Maximum output power BW	G = 20 dB, THD < 2%	> 20		kHz
	Phase margin	Open loop	97°		
	Supply ripple rejection	f = 1 kHz, C _(BYP) = 0.47 μF	61		dB
	Channel/channel output separation	f = 1 kHz, P _O = 65 mW	98		dB
SNR	Signal-to-noise ratio	$P_{O} = 90 \text{ mW}, A_{V} = 1$	104		dB
V _n	Noise output voltage	A _V = 1	11.7		μV(rms)



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
THD+N	Total harmonic distortion plus noise	vs Frequency	1, 3, 5, 6, 7, 9, 11, 13,
I I I I I I I I I I I I I I I I I I I	Total Harmonic distortion plus noise	vs Output power	2, 4, 8, 10, 12, 14
	Supply ripple rejection ratio	vs Frequency	15, 16
V _n	Output noise voltage	vs Frequency	17, 18
	Crosstalk	vs Frequency	19–24
	Shutdown attenuation	vs Frequency	25, 26
	Open-loop gain and phase margin	vs Frequency	27, 28
	Output power	vs Load resistance	29, 30
I _{DD}	Supply current	vs Supply voltage	31
SNR	Signal-to-noise ratio	vs Voltage gain	32
	Power dissipation/amplifier	vs Load power	33, 34

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 1.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 2.



TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY






Figure 3.


TOTAL HARMONIC DISTORTION + NOISE




TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY











TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 10.



TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 11.

TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 12.

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER





Figure 14.





-120 20 100 10k 20k 1k f - Frequency - Hz Figure 15.

OUTPUT NOISE VOLTAGE




Figure 17.

SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY




Figure 16.

OUTPUT NOISE VOLTAGE vs FREQUENCY






Figure 18.














CROSSTALK VS FREQUENCY




Figure 24.

SHUTDOWN ATTENUATION vs FREQUENCY





Figure 26.








Figure 27.

OPEN-LOOP GAIN AND PHASE MARGIN vs FREQUENCY




Figure 28.

OUTPUT POWER vs LOAD RESISTANCE




Figure 29.

OUTPUT POWER vs LOAD RESISTANCE





Figure 30.









Figure 31.


Figure 32.

POWER DISSIPATION/AMPLIFIER





POWER DISSIPATION/AMPLIFIER





APPLICATION INFORMATION

GAIN SETTING RESISTORS, R_F and R_i

The gain for the TPA6111A2 is set by resistors R_F and R_I according to Equation 1.

$$Gain = -\left(\frac{R_F}{R_I}\right) \tag{1}$$

Given that the TPA6111A2 is a MOS amplifier, the input impedance is high. Consequently, input leakage currents are not generally a concern, although noise in the circuit increases as the value of R_F increases. In addition, a certain range of R_F values is required for proper start-up operation of the amplifier. Taken together it is recommended that the effective impedance seen by the inverting node of the amplifier be set between 5 k Ω and 20 k Ω . The effective impedance is calculated in Equation 2.

Effective Impedance =
$$\frac{R_F R_I}{R_F + R_I}$$
 (2)

As an example, consider an input resistance of 20 k Ω and a feedback resistor of 20 k Ω . The gain of the amplifier would be -1 and the effective impedance at the inverting terminal would be 10 k Ω , which is within the recommended range.

For high-performance applications, metal film resistors are recommended because they tend to have lower noise levels than carbon resistors. For values of R_F above 50 $k\Omega$, the amplifier tends to become unstable due to a pole formed from R_F and the inherent input capacitance of the MOS input structure. For this reason, a small compensation capacitor of approximately 5 pF should be placed in parallel with R_F . In effect, this creates a low-pass filter network with the cutoff frequency defined in Equation 3.

$$f_{c(lowpass)} = \frac{1}{2\pi R_F C_F}$$
 (3)

For example, if R_F is 100 k Ω and C_F is 5 pF, then $f_{c(lowpass)}$ is 318 kHz, which is well outside the audio range.

INPUT CAPACITOR, C.

In the typical application, input capacitor C_l is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_i and R_l form a high-pass filter with the corner frequency determined in Equation 4.

$$f_{c(highpass)} = \frac{1}{2\pi R_{I}C_{I}}$$
 (4)

The value of C_l is important to consider, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where R_l is 20 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 4 is reconfigured as Equation 5.

$$C_{I} = \frac{1}{2\pi R_{I} f_{c(highpass)}}$$
 (5)

In this example, C_l is 0.40 μ F, so one would likely choose a value in the range of 0.47 μ F to 1 μ F. A further consideration for this capacitor is the leakage path from the input source through the input network (R_l , C_l) and the feedback resistor (R_F) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high-gain applications (> 10). For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.



APPLICATION INFORMATION (continued)

POWER SUPPLY DECOUPLING, C(S)

The TPA6111A2 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F, placed as close as possible to the device V_{DD} lead, works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 10 μ F or greater placed near the power amplifier is recommended.

MIDRAIL BYPASS CAPACITOR, C(BYP)

The midrail bypass capacitor, $C_{(BYP)}$, serves several important functions. During start-up, $C_{(BYP)}$ determines the rate at which the amplifier starts up. This helps to push the start-up pop noise into the subaudible range (so low it cannot be heard). The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier. The capacitor is fed from a 230-k Ω source inside the amplifier. To keep the start-up pop as low as possible, the relationship shown in Equation 6 should be maintained.

$$\frac{1}{\left(C_{(BYP)} \times 230 \text{ k}\Omega\right)} \le \frac{1}{\left(C_{I}R_{I}\right)} \tag{6}$$

As an example, consider a circuit where $C_{(BYP)}$ is 1 μ F, C_{I} is 1 μ F, and R_{I} is 20 $k\Omega$. Inserting these values into Equation 6 results in: $6.25 \le 50$ which satisfies the rule. Recommended values for bypass capacitor $C_{(BYP)}$ are 0.1 μ F, ceramic or tantalum low-ESR, for the best THD and noise performance.

OUTPUT COUPLING CAPACITOR, C(C)

In the typical single-supply single-ended (SE) configuration, an output coupling capacitor (C_C) is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by Equation 7.

$$f_{C} = \frac{1}{2\pi R_{L} C_{(C)}} \tag{7}$$

The main disadvantage, from a performance standpoint, is that the typically small load impedances drive the low-frequency corner higher. Large values of $C_{(C)}$ are required to pass low frequencies into the load. Consider the example where a $C_{(C)}$ of 68 μF is chosen and loads vary from 32 Ω to 47 $k\Omega$. Table 1 summarizes the frequency response characteristics of each configuration.

Table 1. Common Load Impedances vs Low Frequency
Output Characteristics in SE Mode

R _L	C _C	LOWEST FREQUENCY
32 Ω	68 µF	73 Hz
10,000 Ω	68 µF	0.23 Hz
47,000 Ω	68 µF	0.05 Hz

As Table 1 indicates, headphone response is adequate and drive into line level inputs (a home stereo for example) is good.



The output coupling capacitor required in single-supply SE mode also places additional constraints on the selection of other components in the amplifier circuit. With the rules described earlier still valid, add the following relationship:

$$\frac{1}{\left(C_{(BYP)} \times 230 \text{ k}\Omega\right)} \le \frac{1}{\left(C_{I}R_{I}\right)} \ll \frac{1}{R_{L}C_{(C)}}$$
(8)

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this application. A real capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

5-V VERSUS 3.3-V OPERATION

The TPA6111A2 was designed for operation over a supply range of 2.5 V to 5.5 V. This data sheet provides full specifications for 5-V and 3.3-V operation, since these are considered to be the two most common standard voltages. There are no special considerations for 3.3-V versus 5-V operation as far as supply bypassing, gain setting, or stability. The most important consideration is that of output power. Each amplifier in the TPA6111A2 can produce a maximum voltage swing of $V_{DD}-1$ V. This means, for 3.3-V operation, clipping starts to occur when $V_{O(PP)}=2.3$ V as opposed when $V_{O(PP)}=4$ V while operating at 5 V. The reduced voltage swing subsequently reduces maximum output power into the load before distortion begins to become significant.





24-.lan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
TPA6111A2D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6111A2	Samples
TPA6111A2DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6111A2	Samples
TPA6111A2DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AJA	Samples
TPA6111A2DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AJA	Samples
TPA6111A2DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AJA	Samples
TPA6111A2DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AJA	Samples
TPA6111A2DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6111A2	Samples
TPA6111A2DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6111A2	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

24-Jan-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6111A2DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA6111A2DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPA6111A2DGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0	
TPA6111A2DR	SOIC	D	8	2500	340.5	338.1	20.6	

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



DGN (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>