

TP3070A, TP3071A and TP3070A-X, TP3071A-X COMBO II™ Programmable PCM CODEC/Filter

General Description

The TP3070A and TP3071A are second-generation combined PCM CODEC and Filter devices optimized for digital switching applications on subscriber line and trunk cards. Using advanced switched capacitor techniques, COMBO II combines transmit bandpass and receive lowpass channel filters with a companding PCM encoder and decoder. The devices are A-law and μ -law selectable and employ a conventional serial PCM interface capable of being clocked up to 4.096 MHz. A number of programmable functions may be controlled via a serial control port.

Channel gains are programmable over a 25.4 dB range in each direction, and a programmable filter is included to enable Hybrid Balancing to be adjusted to suit a wide range of loop impedance conditions. Both transformer and active SLIC interface circuits with real or complex termination impedances can be balanced by this filter, with cancellation in excess of 30 dB being readily achievable when measured across the passband against standard test termination networks.


To enable COMBO II to interface to the SLIC control leads, a number of programmable latches are included; each may be configured as either an input or an output. The TP3070A provides 6 latches and the TP3071A 5 latches.

Features


- Complete CODEC and FILTER system including:
 - Transmit and receive PCM channel filters
 - μ-law or A-law companding encoder and decoder
 - Receive power amplifier drives 300Ω
 - 4.096 MHz serial PCM data (max)
- Programmable Functions:
 - Transmit gain: 25.4 dB range, 0.1 dB steps
 - Receive gain: 25.4 dB range, 0.1 dB steps
 - Hybrid balance cancellation filter
 - Time-slot assignment; up to 64 slots/frame
 - 2 port assignment (TP3070A)
 - 6 interface latches (TP3070A)
 - A or μ-law
 - Analog loopback
 - Digital loopback
- Direct interface to solid-state SLICs
- Simplifies transformer SLIC; single winding secondary
- Standard serial control interface
- 80 mW operating power (typ)
- 1.5 mW standby power (typ)
- Meets or exceeds all CCITT and LSSGR specifications
- TTL and CMOS compatible digital interfaces
- Extended temperature versions available for -40°C to +85°C (TP3070AJ-X, TP3070AV-X, TP3071AJ-X)

Block Diagram VCC HYBRD HYB


Connection Diagrams



Order Number TP3070AV (0°C to +70°C) Order Number TP3070AV-X $(-40^{\circ}C \text{ to } +85^{\circ}C)$ See NS Package Number V28A



Order Number TP3070AJ (0°C to +70°C) Order Number TP3070AJ-X (-40°C to +85°C) See NS Package Number J28A



Order Number TP3071AJ (0°C to +70°C) Order Number TP3071AJ-X (-40°C to +85°C) See NS Package Number J20A

Pin D	escriptions	Pin	Description
Pin	- Description		Description available on all devices. These Transmit Data TRI-
V _{CC}	+5V ±5% power supply.	D _X 1	STATE® outputs remain in the high impedance
V_{BB}	-5V ±5% power supply.		state except during the assigned transmit time slot
GND	Ground. All analog and digital signals are referenced to this pin.		on the assigned port, during which the transmit PCM data byte is shifted out on the rising edges of
FS _X	Transmit Frame Sync input. Normally a pulse or squarewave with an 8 kHz repetition rate is applied to this input to define the start of the transmit time slot assigned to this device (non-delayed data timing mode), or the start of the transmit frame (delayed data timing mode using the internal time-slot assignment counter).	TS _X 0 TS _X 1	BCLK. \overline{TS}_X1 is available on the TP3070A only; \overline{TS}_X0 is available on all devices. Normally these opendrain outputs are floating in a high impedance state except when a time-slot is active on one of the D_X outputs, when the appropriate \overline{TS}_X output pulls low to enable a backplane line-driver.
FS _R	Receive Frame Sync input. Normally a pulse or squarewave with an 8 kHz repetition rate is applied to this input to define the start of the receive time slot assigned to this device (non-delayed data timing mode), or the start of the receive frame (delayed data timing mode using the internal time-slot assignment counter).	D _R 0 D _R 1	D _R 1 is available on the TP3070A only; D _R 0 is available on all devices. These receive data inputs are inactive except during the assigned receive time slot of the assigned port when the receive PCM data is shifted in on the falling edges of BCLK.
BCLK	Bit time-slot assignment counter). Bit clock input used to shift PCM data into and out of the D_R and D_X pins. BCLK may vary from 64 kHz to 4.096 MHz in 8 kHz increments, and must be synchronous with MCLK.	CCLK	Control Clock input. This clock shifts serial control information into or out from CI/O or CI and CO when the $\overline{\text{CS}}$ input is low, depending on the current instruction. CCLK may be asynchronous with the other system clocks.
MCLK	Master clock input used by the switched capacitor filters and the encoder and decoder sequencing logic. Must be 512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz or 4.096 MHz and synchronous with BCLK.	CI/O	This is the Control Data I/O pin which is provided on the TP3071A. Serial control information is shifted to or read from COMBO II on this pin when CS is low. The direction of the data is determined by the current instruction as defined in Table I.
VF _X I	The Transmit analog high-impedance input. Voice frequency signals present on this input are encoded as an A-law or μ -law PCM bit stream and shift-	Cl	This is a separate Control Input, available only on the TP3070A. It can be connected to CO if required.
	ed out on the selected D _X pin.	CO	This is a separate Control Output, available only
VF _R O	The Receive analog power amplifier output, capa-		on the TP3070A. It can be connected to CI if required.
	ble of driving load impedances as low as 300Ω (depending on the peak overload level required). PCM data received on the assigned D_R pin is decoded and appears at this output as voice fre-	CS	Chip Select input. When this pin is low, control information can be written to or read from COMBO II via the CI/O pin (or CI and CO).
D 0	quency signals.	IL5-IL0	IL5 through IL0 are available on the TP3070A.
D _X 0	D_X1 is available on the TP3070A only; D_X0 is		IL4 through IL0 are available on the TP3071A.

Pin Descriptions (Continued)

Pin

Description

Each Interface Latch I/O pin may be individually programmed as an input or an output determined by the state of the corresponding bit in the Latch Direction Register (LDR). For pins configured as inputs, the logic state sensed on each input is latched into the Interface Latch Register (ILR) whenever control data is written to COMBO II, while \overline{CS} is low, and the information is shifted out on the CO (or CI/O) pin. When configured as outputs, control data written into the ILR appears at the corresponding IL pins.

MR This logic input must be pulled low for normal operation of COMBO II. When pulled momentarily high (at least 1 µsec.), all programmable registers in the device are reset to the states specified un-

der "Power-On Initialization".

NC No Connection. Do not connect to this pin. Do not route traces through this pin.

Functional Description

POWER-ON INITIALIZATION

When power is first applied, power-on reset circuitry initializes the COMBO II and puts it into the power-down state. The gain control registers for the transmit and receive gain sections are programmed to OFF (00000000), the hybrid balance circuit is turned off, the power amp is disabled and the device is in the non-delayed timing mode. The Latch Direction Register (LDR) is pre-set with all IL pins programmed as inputs, placing the SLIC interface pins in a high impedance state. The CI/O pin is set as an input ready for the first control byte of the initialization sequence. Other initial states in the Control Register are indicated in Section 2.0.

A reset to these same initial conditions may also be forced by driving the MR pin momentarily high. This may be done either when powered-up or down. For normal operation this pin must be pulled low. If not used, MR should be hardwired to ground.

The desired modes for all programmable functions may be initialized via the control port prior to a Power-up command.

POWER-DOWN STATE

Following a period of activity in the powered-up state the power-down state may be re-entered by writing any of the control instructions into the serial control port with the "P" bit set to "1" as indicated in Table I. It is recommended that the chip be powered down before writing any additional instructions. In the power-down state, all non-essential circuitry is de-activated and the $D_\chi 0$ (and $D_\chi 1)$ outputs are in the high impedance TRI-STATE condition.

The coefficients stored in the Hybrid Balance circuit and the Gain Control registers, the data in the LDR and ILR, and all control bits remain unchanged in the power-down state unless changed by writing new data via the serial control port, which remains active. The outputs of the Interface Latches also remain active, maintaining the ability to monitor and control the SLIC.

TRANSMIT FILTER AND ENCODER

The Transmit section input, VF_XI , is a high impedance summing input which is used as the differencing point for the internal hybrid balance cancellation signal. No external components are necessary to set the gain. Following this circuit is a programmable gain/attenuation amplifier which is controlled by the contents of the Transmit Gain Register

(see Programmable Functions section). An active pre-filter then precedes the 3rd order high-pass and 5th order low-pass switched capacitor filters. The A/D converter has a compressing characteristic according to the standard CCITT A or μ 255 coding laws, which must be selected by a control instruction during initialization (see Tables I and II). A precision on-chip voltage reference ensures accurate and highly stable transmission levels. Any offset voltage arising in the gain-set amplifier, the filters or the comparator is canceled by an internal auto-zero circuit.

Each encode cycle begins immediately following the assigned Transmit time-slot. The total signal delay referenced to the start of the time-slot is approximately 165 μ s (due to the Transmit Filter) plus 125 μ s (due to encoding delay), which totals 290 μ s. Data is shifted out on D χ 0 or D χ 1 during the selected time slot on eight rising edges of BCLK.

DECODER AND RECEIVE FILTER

PCM data is shifted into the Decoder's Receive PCM Register via the D_R0 or D_R1 pin during the selected time-slot on the 8 falling edges of BCLK. The Decoder consists of an expanding DAC with either A or $\mu255$ law decoding characteristic, which is selected by the same control instruction used to select the Encode law during initialization. Following the Decoder is a 5th order low-pass switched capacitor filter with integral Sin x/x correction for the 8 kHz sample and hold. A programmable gain amplifier, which must be set by writing to the Receive Gain Register, is included, and finally a Power Amplifier capable of driving a 300Ω load to $\pm 3.5 \text{V}_1$, a 600Ω load to $\pm 3.8 \text{V}$ or a $15 \text{ k}\Omega$ load to $\pm 4.0 \text{V}$ at peak overload.

A decode cycle begins immediately after the assigned receive time-slot, and 10 μs later the Decoder DAC output is updated. The total signal delay is 10 μs plus 120 μs (filter delay) plus 62.5 μs (½ frame) which gives approximately 190 μs .

PCM INTERFACE

The FS_X and FS_R frame sync inputs determine the beginning of the 8-bit transmit and receive time-slots respectively. They may have any duration from a single cycle of BCLK HIGH to one MCLK period LOW. Two different relationships may be established between the frame sync inputs and the actual time-slots on the PCM busses by setting bit 3 in the Control Register (see Table II). Non-delayed data mode is similar to long-frame timing on the TP3050/60 series of devices (COMBOTM); time-slots begin nominally coincident with the rising edge of the appropriate FS input. The alternative is to use Delayed Data mode, which is similar to short-frame sync timing on COMBO, in which each FS input must be high at least a half-cycle of BCLK earlier than the time-slot. The Time-Slot Assignment circuit on the device can only be used with Delayed Data timing.

When using Time-Slot Assignment, the beginning of the first time-slot in a frame is identified by the appropriate FS input. The actual transmit and receive time-slots are then determined by the internal Time-Slot Assignment counters.

Transmit and Receive frames and time-slots may be skewed from each other by any number of BCLK cycles. During each assigned Transmit time-slot, the selected $D_X0/1$ output shifts data out from the PCM register on the rising edges of BCLK. \overline{TS}_X0 (or \overline{TS}_X1 as appropriate) also pulls low for the first $7^1\!/_2$ bit times of the time-slot to control the TRI-STATE Enable of a backplane line-driver. Serial PCM data is shifted into the selected $D_R0/1$ input during each assigned Receive time-slot on the falling edges of BCLK. D_X0 or D_X1 and D_R0 or D_R1 are selectable on the TP3070A only, see Section 6.

Functional Description (Continued)

TABLE I. Programmable Register Instructions

Function Byte 1 (Note 1)								Byte 2 (Note 1)	
I diletton	7	6	5	4	3	2	1	0	7 6 5 4 3 2 1 0
Single Byte Power-Up/Down	Р	Х	Х	Х	Х	X	0	Χ	None
Write Control Register Read-Back Control Register	P P	0	0	0	0	0	1	X X	See Table II See Table II
Write to Interface Latch Register Read Interface Latch Register	P P	0	0	0	1	0 1	1	X	See Table V See Table V
Write Latch Direction Register Read Latch Direction Register	P P	0	0	1	0	0	1	X X	See Table IV See Table IV
Write Receive Gain Register Read Receive Gain Register	P P	0	1 1	0	0	0 1	1 1	X X	See Table VIII See Table VIII
Write Transmit Gain Register Read Transmit Gain Register	P P	0	1 1	0	1 1	0	1 1	X X	See Table VII See Table VII
Write Receive Time-Slot/Port Read-Back Receive Time-Slot/Port	P P	1	0	0	1	0	1	X	See Table VI See Table VI
Write Transmit Time-Slot/Port Read-Back Transmit Time-Slot/Port	P P	1	0	1	0	0	1	X	See Table VI See Table VI

Note 1: Bit 7 of bytes 1 and 2 is always the first bit clocked into or out from the CI, CO or CI/O pin. X = don't care.

Note 2: "P" is the power-up/down control bit, see "Power-Up/Down Control" section. ("0" = Power Up, "1" = Power Down)

Note 3: Three additional registers are provided for the Hybrid Balance Filter, see Section 9.0. Other register address codes are invalid and should not be used.

SERIAL CONTROL PORT

Control information and data are written into or read-back from COMBO II via the serial control port consisting of the control clock CCLK, the serial data input/output CI/O, (or separate input, CI, and output, CO, on the TP3070A only), and the Chip Select input, CS. All control instructions require 2 bytes, as listed in Table I, with the exception of a single byte power-up/down command. The byte 1 bits are used as follows: bit 7 specifies power up or power down; bits 6, 5, 4 and 3 specify the register address; bit 2 specifies whether the instruction is read or write; bit 1 specifies a one or two byte instruction; and bit 0 is not used.

To shift control data into COMBO II, CCLK must be pulsed 8 times while \overline{CS} is low. Data on the CI/O (or CI) input is shifted into the serial input register on the falling edge of each CCLK pulse. After all data is shifted in, the contents of the input shift register are decoded, and may indicate that a 2nd byte of control data will follow. This second byte may either be defined by a second byte-wide \overline{CS} pulse or may follow the first contiguously, i.e. it is not mandatory for \overline{CS} to return high between the first and second control bytes. At the end of CCLK8 in the 2nd control byte the data is loaded into the appropriate programmable register. \overline{CS} may remain low continuously when programming successive registers, if desired. However, \overline{CS} should be set high when no data transfers are in progress.

To readback Interface Latch data or status information from COMBO II, the first byte of the appropriate instruction is strobed in during the first CS pulse, as defined in Table I. CS must then be taken low for a further 8 CCLK cycles, during which the data is shifted onto the CO or CI/O pin on the rising edges of CCLK. When CS is high the CO or CI/O pin is in the high-impedance TRI-STATE, enabling the CI/O pins of many devices to be multiplexed together.

Programmable Functions

1.0 POWER-UP/DOWN CONTROL

Following power-on initialization, power-up and power-down control may be accomplished by writing any of the control

instructions listed in Table I into COMBO II with the "P" bit set to "O" for power-up or "1" for power-down. Normally it is recommended that all programmable functions be initially programmed while the device is powered down. Power state control can then be included with the last programming instruction or the separate single-byte instruction. Any of the programmable registers may also be modified while the device is powered-up or down by setting the "P" bit as indicated. When the power-up or down control is entered as a single byte instruction, bit one (1) must be reset to a 0.

When a power-up command is given, all de-activated circuits are activated, but the TRI-STATE PCM output(s), D_X 0 (and D_X 1), will remain in the high impedance state until the second FS $_X$ pulse after power-up.

2.0 CONTROL REGISTER INSTRUCTION

The first byte of a READ or WRITE instruction to the Control Register is as shown in Table I. The second byte has the following bit functions:

TABLE II. Control Register Byte 2 Functions

	Bit	Nun	nbe	r an	d N	ame						
7	6	5	4	3	2	1	0	Function				
F ₁	Fo	MA	IA	DΝ	DL	AL	PP					
0 1 1	0 1 0 1							MCLK = 512 kHz MCLK = 1.536 or 1.544 MHz MCLK = 2.048 MHz* MCLK = 4.096 MHz				
		0 1	X 0					Select µ-255 law* A-law, Including Even Bit Inversion A-law, No Even Bit Inversion				
				0				Delayed Data Timing Non-Delayed Data Timing*				
					0 1 0	0 X 1		Normal Operation* Digital Loopback Analog Loopback				
							0 1	Power Amp Enabled in PDN Power Amp Disabled in PDN*				

^{• =} State at power-on initialization. (Bit 4 = 0)

Programmable Functions (Continued)

TABLE III. Coding Law Conventions

	μ255 law MSB LSB	True A-law with even bit inversion MSB LSB	A-law without even bit inversion MSB LSB
V _{IN} = +Full Scale	10000000	10101010	1111111
$V_{IN} = 0V$	11111111 01111111	11010101 01010101	1000000 0000000
V _{IN} = -Full Scale	0000000	00101010	01111111

Note 1: The MSB is always the first PCM bit shifted in or out of COMBO II.

2.1 Master Clock Frequency Selection

A Master clock must be provided to COMBO II for operation of the filter and coding/decoding functions. The MCLK frequency must be either 512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or 4.096 MHz and must be synchronous with BCLK. Bits F_1 and F_0 (see Table II) must be set during initialization to select the correct internal divider.

2.2 Coding Law Selection

Bits "MA" and "IA" in Table II permit the selection of μ 255 coding or A-law coding, with or without even bit inversion.

2.3 Analog Loopback

Analog Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in Table II. In the analog loopback mode, the Transmit input VF_XI is isolated from the input pin and internally connected to the VF_RO output, forming a loop from the Receive PCM Register back to the Transmit PCM Register. The VF_RO pin remains active, and the programmed settings of the Transmit and Receive gains remain unchanged, thus care must be taken to ensure that overload levels are not exceeded anywhere in the loop. Hybrid balance must be disabled for meaningful analog loopback function.

2.4 Digital Loopback

Digital Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in Table II. This mode provides another stage of path verification by enabling data written into the Receive PCM Register to be read back from that register in any Transmit time-slot at $D_X0/1$. In digital loopback, the decoder will remain functional and output a signal at VF_RO . If this is undesirable, the receive output can be turned off by programming the receive gain register to all zeros.

3.0 INTERFACE LATCH DIRECTIONS

Immediately following power-on, all Interface Latches assume they are inputs, and therefore all IL pins are in a high impedance state. Each IL pin may be individually programmed as a logic input or output by writing the appropriate instruction to the LDR, see Tables I and IV. For minimum power dissipation, unconnected latch pins should be programmed as outputs. For the TP3071A, L5 should always be programmed as an output.

Bits L_5-L_0 must be set by writing the specified instruction to the LDR with the L bits in the second byte set as follows:

TABLE IV. Byte 2 Functions of Latch Direction Register

		Ву	te 2 Bit	Numbe	r		
7	6	5	4	3	2	1	0
Lo	L ₁	L ₂	Lз	L ₄	L ₅	Х	Х

L _n Bit	IL Direction
0	Input
1	Output

X = don't care

4.0 INTERFACE LATCH STATES

Interface Latches configured as outputs assume the state determined by the appropriate data bit in the 2-byte instruction written to the Interface Latch Register (ILR) as shown in Tables I and V. Latches configured as inputs will sense the state applied by an external source, such as the Off-Hook detect output of a SLIC. All bits of the ILR, i.e. sensed inputs and the programmed state of outputs, can be read back in the 2nd byte of a READ from the ILR.

It is recommended that during initialization, the state of IL pins to be configured as outputs should be programmed first, followed immediately by the Latch Direction Register.

TABLE V. Interface Latch Data Bit Order

			Bit Nu	nber			
7	6	5	4 _	3	2	1	0
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	х	х

5.0 TIME-SLOT ASSIGNMENT

COMBO II can operate in either fixed time-slot or time-slot assignment mode for selecting the Transmit and Receive PCM time-slots. Following power-on, the device is automatically in Non-Delayed Timing mode, in which the time-slot always begins with the leading (rising) edge of frame sync inputs FS $_{\rm X}$ and FS $_{\rm R}$. Time-Slot Assignment may only be used with Delayed Data timing; see $\it Figure~6$. FS $_{\rm X}$ and FS $_{\rm R}$ may have any phase relationship with each other in BCLK period increments.

Alternatively, the internal time-slot assignment counters and comparators can be used to access any time-slot in a frame, using the frame sync inputs as marker pulses for the beginning of transmit and receive time-slot 0. In this mode, a frame may consist of up to 64 time-slots of 8 bits each. A

Programmable Functions (Continued)

TABLE VI. Time-Slot and Port Assignment Instruction

	Bit Number and Name					Function		
7 EN	6 PS (Note 1)	5 T ₅ (Note 2)	4 T ₄	3 T ₃	2 T ₂	1 T ₁	0 T ₀	
0	0	Х	Х	X	Х	х	Х	Disable D _X 0 Output (Transmit Instruction) Disable D _R 0 Input (Receive Instruction)
0	1	Х	X	×	x	×	х	Disable D _X 1 Output (Transmit Instruction) Disable D _R 1 Input (Receive Instruction)
1	0		_	•		ot from 0–6 ot from 0–6		Enable D _X 0 Output (Transmit Instruction) Enable D _R 0 Input (Receive Instruction)
1	1		-	•		ot from 0–6 ot from 0–6		Enable D _X 1 Output (Transmit Instruction) Enable D _R 1 Input (Receive Instruction)

Note 1: The "PS" bit MUST always be set to 0 for the TP3071A.

Note 2: T5 is the MSB of the Time-slot assignment bit field. Time slot bits should be set to "000000" for both transmit and receive when operating in non-delayed data timing mode.

time-slot is assigned by a 2-byte instruction as shown in Tables I and VI. The last 6 bits of the second byte indicate the selected time-slot from 0-63 using straight binary notation. A new assignment becomes active on the second frame following the end of the Chip-Select for the second control byte. The "EN" bit allows the PCM inputs, $D_RO/1$, or outputs, $D_XO/1$, as appropriate, to be enabled or disabled. Time-Slot Assignment mode requires that the FS_X and FS_B

Time-Slot Assignment mode requires that the FS_X and FS_R pulses must conform to the delayed data timing format shown in Figure 6.

6.0 PORT SELECTION

On the TP3070A only, an additional capability is available; 2 Transmit serial PCM ports, D_X0 and D_X1 , and 2 Receive serial PCM ports, D_R0 and D_R1 , are provided to enable two-way space switching to be implemented. Port selections for transmit and receive are made within the appropriate time-slot assignment instruction using the "PS" bit in the second byte.

On the TP3071A, only ports $D_{X}0$ and $D_{H}0$ are available, therefore the "PS" bit MUST always be set to 0 for these devices.

Table VI shows the format for the second byte of both transmit and receive time-slot and port assignment instructions.

7.0 TRANSMIT GAIN INSTRUCTION BYTE 2

The transmit gain can be programmed in 0.1 dB steps by writing to the Transmit Gain Register as defined in Tables I and VII. This corresponds to a range of 0 dBm0 levels at $VF_{X}I$ between 1.619 Vrms and 0.087 Vrms (equivalent to +6.4 dBm to -19.0 dBm in 600Ω).

To calculate the binary code for byte 2 of this instruction for any desired input 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by:

$$200 \times \log_{10} (V/0.08595)$$

and convert to the binary equivalent. Some examples are given in Table VII.

It should be noted that the Transmit (idle channel) Noise and Transmit Signal to Total Distortion are both specified with transmit gain set to 0 dB. At high transmit gains there will be some degradation in noise performance for these parameters. See Application Note AN-614 for more information on this subject.

TABLE VII. Byte 2 of Transmit Gain Instruction

Bit Number 7 6 5 4 3 2 1 0	0 dBm0 Test Level (Vrms) at VF _X I
0000000	No Output
00000001	0.087
00000010	0.088
_	-
11111110	1.600
11111111	1.619

8.0 RECEIVE GAIN INSTRUCTION BYTE 2

The receive gain can be programmed in 0.1 dB steps by writing to the Receive Gain Register as defined in Tables I and VIII. Note the following restrictions on output drive capability:

- a) 0 dBm0 levels ≤ 1.96 Vrms at VF_RO may be driven into a load of ≥ 15 kΩ to GND; receive gain set to 0 dB
- b) 0 dBm0 levels \leq 1.85 Vrms at VFRO may be driven into a load of \geq 600 Ω to GND; receive gain set to -0.5 dB
- c) 0 dBm0 levels \leq 1.71 Vrms at VFRO may be driven into a load of \geq 300 Ω to GND; receive gain set to -1.2 dB

To calculate the binary code for byte 2 of this instruction for any desired output 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by:

$$200 \times \log_{10} (V/0.1043)$$

and convert to the binary equivalent. Some examples are given in Table VIII.

TABLE VIII. Byte 2 of Receive Gain Instruction

Bit Number 7 6 5 4 3 2 1 0	0 dBm0 Test Level (Vrms) at VF _R O
00000000	No Output (Low Z to GND)
00000001	0.105
00000010	0.107
io ca c	_
11111110	1.941
11111111	1.964

Programmable Functions (Continued)

9.0 HYBRID BALANCE FILTER

The Hybrid Balance Filter on COMBO II is a programmable filter consisting of a second-order section, Hybal1, followed by a first-order section, Hybal2, and a programmable attenuator. Either of the filter sections can be bypassed if only one is required to achieve good cancellation. A selectable 180 degree inverting stage is included to compensate for interface circuits which also invert the transmit input relative to the receive output signal. The 2nd order section is intended mainly to balance low frequency signals across a transformer SLIC, and the first order section to balance midrange to higher audio frequency signals.

As a 2nd order section, Hybal1 has a pair of low frequency zeroes and a pair of complex conjugate poles. When configuring Hybal1, matching the phase of the hybrid at low to mid-band frequencies is most critical. Once the echo path is correctly balanced in phase, the magnitude of the cancellation signal can be corrected by the programmable attenuator.

The 2nd order mode of Hybal1 is most suitable for balancing interfaces with transformers having high inductance of 1.5 Henries or more. An alternative configuration for smaller transformers is available by converting Hybal1 to a simple first-order section with a single real low-frequency pole and zero. In this mode, the pole/zero frequency may be programmed.

Many line interfaces can be adequately balanced by use of the Hybal1 section only, in which case the Hybal2 filter should be de-selected to bypass it.

Hybal2, the higher frequency first-order section, is provided for balancing an electronic SLIC, and is also helpful with a transformer SLIC in providing additional phase correction for mid and high-band frequencies, typically 1 kHz to 3.4 kHz. Such a correction is particularly useful if the test balance impedance includes a capacitor of 100 nF or less, such as the loaded and non-loaded loop test networks in the United States. Independent placement of the pole and zero location is provided.

Figure 2 shows a simplified diagram of the local echo path for a typical application with a transformer interface. The magnitude and phase of the local echo signal, measured at VF_XI , are a function of the termination impedance Z_T , the line transformer and the impedance of the 2W loop, Z_L . If

the impedance reflected back into the transformer primary is expressed as $Z_L{}^\prime$ then the echo path transfer function from VFRO to VFXI is:

$$H(w) = Z_L'/(Z_T + Z_L')$$
 (1)

9.1 PROGRAMMING THE FILTER

On initial power-up, the Hybrid Balance filter is disabled, Before the hybrid balance filter can be programmed it is necessary to design the transformer and termination impedance in order to meet system 2W input return loss specifications. which are normally measured against a fixed test impedance (600 or 900Ω in most countries). Only then can the echo path be modeled and the hybrid balance filter programmed. Hybrid balancing is also measured against a fixed test impedance, specified by each national Telecom administration to provide adequate control of talker and listener echo over the majority of their network connections. This test impedance is Z_I in Figure 2. The echo signal and the degree of transhybrid loss obtained by the programmable filter must be measured from the PCM digital input, DRO, to the PCM digital output, Dx0, either by digital test signal analysis or by conversion back to analog by a PCM CODEC/Fil-

Three registers must be programmed in COMBO II to fully configure the Hybrid Balance Filter as follows:

Register 1: select/de-select Hybrid Balance Filter; invert/non-invert cancellation signal; select/de-select Hybal2 filter section; attenuator setting.

Register 2: select/de-select Hybal1 filter; set Hybal1 to 2nd order or 1st order; pole and zero frequency selection.

Register 3: program pole frequency in Hybal2 filter; program zero frequency in Hybal2 filter.

Standard filter design techniques may be used to model the echo path (see Equation 1) and design a matching hybrid balance filter configuration. Alternatively, the frequency response of the echo path can be measured and the hybrid balance filter designed to replicate it.

A Hybrid Balance filter design guide and software optimization program are available under license from National Semiconductor Corporation; order TP3077SW.




FIGURE 2. Simplified Diagram of Hybrid Balance Circuit

TL/H/8635-5

Applications Information

Figure 3 shows a typical application of the TP3071A together with a transformer-based SLIC using the TP3204 Magnetic Compensation device. Four of the IL latches are configured as outputs to control the relay drivers on the SLIC, while IL4 is an input for the Supervision signal. Figure 4 shows a similar arrangement with a monolithic SLIC.

POWER SUPPLIES

While the pins of the TP3070A COMBO II devices are well protected against electrical misuse, it is recommended that the standard CMOS practice of applying GND to the device before any other connections are made should always be followed. In applications where the printed circuit card may be plugged into a hot socket with power and clocks already present, extra long pins on the connector should be used for ground and V_{BB}. In addition, a Schottky diode should be connected between V_{BB} and ground.

To minimize noise sources, all ground connections to each device should meet at a common point as close as possible to the device GND pin in order to prevent the interaction of ground return currents flowing through a common bus impedance. Power supply decoupling capacitors of 0.1 μF should be connected from this common device ground point to V_{CC} and V_{BB} as close to the device pins as possible. V_{CC} and V_{BB} should also be decoupled with Low Effective Series Resistance Capacitors of at least 10 μF located near the card edge connector.

Further guidelines on PCB layout techniques are provided in Application Note AN-614, "COMBO IITM Programmable PCM CODEC/Filter Family Application Guide".




FIGURE 3. Typical Application with Transformer SLIC

TIP O

SLIC VF_RO VF_RO

FIGURE 4. Typical Application with Monolithic SLIC

TL/H/8635-6

TL/H/8635-7

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} to GND 7V

Voltage at VF_XI $V_{CC} + 0.5V$ to $V_{BB} - 0.5V$

Voltage at any Digital Input $V_{CC} + 0.5V$ to GND - 0.5V

Storage Temperature Range -65°C to + 150°C

V_{BB} to GND -7V

Current at VF_R0 ± 100 mA

Current at any Digital Output ± 50 mA

Lead Temperature (Soldering, 10 sec.) 300°C

Electrical Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5V\pm5\%$, $V_{BB}=-5V\pm5\%$; $T_A=0^{\circ}C$ to $+70^{\circ}C$ ($-40^{\circ}C$ to $+85^{\circ}C$ for TP3070A/71A-X) by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC}=+5V$, $V_{BB}=-5V$, $T_A=25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIGITAL	NTERFACES	131	0			
V _{IL}	Input Low Voltage	All Digital Inputs (DC Meas.)*			0.7	٧
V _{IH}	Input High Voltage	All Digital Inputs (DC Meas.)*	2.0			>
V _{OL}	Output Low Voltage	D_X0 , D_X1 , \overline{TS}_X0 , \overline{TS}_X1 and CO , $I_L=3.2$ mA, All Other Digital Outputs, $I_L=1$ mA			0.4	>
V _{OH}	Output High Voltage	$D_{\chi}O$, $D_{\chi}1$ and CO , $I_{L}=-3.2$ mA, All Other Digital Outputs (except \overline{TS}_{χ}), $I_{L}=-1$ mA All Digital Outputs, $I_{L}=-100~\mu$ A	2.4 V _{CC} - 0.5			> >
IIL	Input Low Current	Any Digital Input, GND < V _{IN} < V _{IL}	-10		10	μA
lin	Input High Current	Any Digital Input except MR, V _{IH} < V _{IN} < V _{CC}	-10		10	μΑ
***		MR Only	-10		100	μΑ
loz	Output Current in High Impedance State (TRI-STATE)	D _X 0, D _X 1, CO and CI/O (as an Output) IL5-IL0 When Selected as Inputs GND < V _{OUT} < V _{CC} -40°C to +85°C (TP3070A/71A-X)	- 10		10 30	μA μA
ANAL OG	INTERFACES	40 0 to 1 00 0 (11 00 10A / 1 1 1 - A)		L!		μπ
VFXI	Input Current, VF _x I	-3.3V < VF _X I < 3.3V	-10.0		10.0	μА
R _{VFXI}	Input Resistance	-3.3V < VF _X I < 3.3V	390	620		kΩ
VOSX	Input Offset Voltage Applied at VF _X I	Transmit Gain = 0 dB Transmit Gain = 25.4 dB			200 10	mV mV
RL _{VFRO}	Load Resistance	Receive Gain = 0 dB Receive Gain = -0.5 dB Receive Gain = -1.2 dB	15k 600 300			Ω
CL _{VFRO}	Load Capacitance	$RL_{VFRO} \ge 300\Omega$ CL_{VFRO} from VF_{RO} to GND			200	pF
RO _{VFRO}	Output Resistance	Steady Zero PCM Code Applied to D _R 0 or D _R 1		1.0	3.0	Ω
VOSR	Output Offset Voltage at VFRO	Alternating ± Zero PCM Code Applied to D _R 0 or D _R 1, Maximum Receive Gain	-200		200	m۷
POWER D	DISSIPATION					
I _{CC} 0	Power Down Current	CCLK, CI/O, CI, CO, = 0.4V, $\overline{\text{CS}}$ = 2.4V Interface Latches Set as Outputs with No Load, All Other Inputs Active, Power Amp Disabled		0.1	0.6	mA
I _{BB} 0	Power Down Current	As Above 40°C to +85°C (TP3070A/71A-X)		-0.1	- 0.3 -0.4	mA mA
I _{CC} 1	Power Up Current	CCLK, CI/O, CI, CO = 0.4V, $\overline{\text{CS}}$ = 2.4V No Load on Power Amp Interface Latches Set as Outputs with No Load -40°C to +85°C (TP3070A/71A-X)		8.0	1 1.0 13.0	m/
I _{BB} 1	Power Up Current	As Above -40°C to +85°C (TP3070A/71A-X)		-8.0	- 11.0 - 13.0	m/
I _{CC} 2	Power Down Current	Power Amp Enabled -40°C to +85°C (TP3070A/71A-X)		2.0	3.0 4.0	m/
	Power Down Current	Power Amp Enabled		-2.0	-3.0	m/

Timing Specifications

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ (-40°C to $+85^{\circ}\text{C}$ for TP3070A/71A-X) by correlation with 100% electrical testing at $T_A = 25^{\circ}\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^{\circ}\text{C}$.

All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$.

See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MASTER	CLOCK TIMING					
^f MCLK	Frequency of MCLK	Selection of Frequency is Programmable (See Table III)		512 1536 1544 2048 4096		kHz kHz kHz kHz kHz
twmH	Period of MCLK High	Measured from V _{IH} to V _{IH} (See Note)	80			ns
twmL	Period of MCLK Low	Measured from V _{IL} to V _{IL} (See Note)	80			ns
t _{RM}	Rise Time of MCLK	Measured from V _{IL} to V _{IH}			30	ns
t _{FM}	Fall Time of MCLK	Measured from V _{IH} to V _{IL}			30	ns
tнвм	HOLD Time, BCLK LOW to MCLK HIGH	TP3070A Only	50			ns
twFL	Period of F _{SX} or F _{SR} Low	Measured from V _{IL} to V _{IL}	1			MCLK Perio
PCM INTI	ERFACE TIMING					
f _{BCLK}	Frequency of BCLK	May Vary from 64 kHz to 4096 kHz in 8 kHz Increments	64		4096	kHz
twBH	Period of BCLK High	Measured from V _{IH} to V _{IH}	80			ns
twBL	Period of BCLK Low	Measured from V _{IL} to V _{IL}	80			ns
t _{RB}	Rise Time of BCLK	Measured from V _{IL} to V _{IH}			30	ns
t _{FB}	Fall Time of BCLK	Measured from V _{IH} to V _{IL}			30	ns
tHBF	Hold Time, BCLK Low to FS _{X/R} High or Low		30			ns
tSFB	Setup Time, FS _{X/R} High to BCLK Low		30			ns
t _{DBD}	Delay Time, BCLK High to Data Valid	Load = 100 pF Plus 2 LSTTL Loads -40°C to +85°C (TP3070A/71A-X)			80 90	ns ns
t _{DBZ}	Delay Time, BCLK Low to D _X 0/1 Disabled if FS _X Low, FS _X Low to D _X 0/1 disabled if 8th BCLK Low, or BCLK High to D _X 0/1 Disabled if FS _Y High	-40°C to +85°C (TP3070A/71A-X)	15		80	ns ns
t _{DBT}	Delay Time, BCLK High to TS _X Low if FS _X High, or FS _X High to TS _X Low if BCLK High	Load = 100 pF Plus 2 LSTTL Loads			60	ns
t _{ZBT}	$\begin{array}{c} TRI\text{-STATE Time, BCLK Low to} \\ \overline{TS}_X \text{ High if FS}_X \text{ Low, FS}_X \text{ Low} \\ \text{to } \overline{TS}_X \text{ High if 8th BCLK Low, or} \\ \text{BCLK High to } \overline{TS}_X \text{ High if FS}_X \\ \text{High} \end{array}$		15		60	ns
^t DFD	Delay Time, FS _{X/R} High to Data Valid	Load = 100 pF Plus 2 LSTTL Loads, Applies if $FS_{X/R}$ Rises Later than BCLK Rising Edge in Non-Delayed Data Mode Only $-40^{\circ}C$ to $+85^{\circ}C$ (TP3070A/71A-X)			80	ns ns
t _{SDB}	Setup Time, D _R 0/1 Valid to BCLK Low		30			ns
t _{HBD}	Hold Time, BCLK Low to D _B 0/1 Invalid	-40°C to +85°C (TP3070A/71A-X)	20 25	 I		ns ns

Timing Specifications (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ (-40°C to $+85^{\circ}\text{C}$ for TP3070A/71A-X) by correlation with 100% electrical testing at $T_A = 25^{\circ}\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^{\circ}\text{C}$.

All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$.

See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
SERIAL CO	ONTROL PORT TIMING					
fcclk_	Frequency of CCLK				2048	kHz
twch	Period of CCLK High	Measured from V _{IH} to V _{IH}	160			ns
twcL	Period of CCLK Low	Measured from V _{IL} to V _{IL}	160			ns
t _{RC}	Rise Time of CCLK	Measured from V _{IL} to V _{IH}			50	ns
t _{FC}	Fall Time of CCLK	Measured from V _{IH} to V _{IL}			50	ns
^t HCS	Hold Time, CCLK Low to CS Low	CCLK1	10			ns
thsc	Hold Time, CCLK Low to CS High	CCLK 8	100			ns
tssc	Setup Time, CS Transition to CCLK Low		60			ns
tssco	Setup Time, CS Transition to CCLK High		50			ns
tsdc	Setup Time, CI (CI/O) Data In to CCLK Low	-	50			ns
t _{HCD}	Hold Time, CCLK Low to CI/O Invalid		50			ns
t _{DCD}	Delay Time, CCLK High to CI/O Data Out Valid	Load = 100 pF plus 2 LSTTL Loads -40°C to +85°C (TP3070A/71A-X)			80 100	ns ns
t _{DSD}	Delay Time, CS Low to CO (CI/O) Valid	Applies Only if Separate CS used for Byte 2 -40°C to +85°C (TP3070A/71A-X)			100	ns
^t DDZ	Delay Time, CS or 9th CCLK High to CO (CI/O) High Impedance	Applies to Earlier of CS High or 9th CCLK High	15		80	ns
INTERFAC	E LATCH TIMING					
tslc	Setup Time, IL to CCLK 8 of Byte 1	Interface Latch Inputs Only	100			ns
^t HCL	Hold Time, IL Valid from 8th CCLK Low (Byte 1)		50			ns
^t DCL	Delay Time CCLK 8 of Byte 2 to IL	Interface Latch Outputs Only C _L = 50 pF			200	ns
MASTER F	RESET PIN					
twmn	Duration of Master Reset High		1	1-		μѕ




FIGURE 5. Non Delayed Data Timing Mode





FIGURE 6. Delayed Data Timing Mode (Time Slot Zero Only)



Transmission Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ (-40°C to $+85^{\circ}\text{C}$ for TP3070A/71A-X) by correlation with 100% electrical testing at $T_A = 25^{\circ}\text{C}$. f = 1015.625 Hz, $V_{FX} = 0$ dBm0, $D_{R}0$ or $D_{R}1 = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $V_{AB} = -5V$, V

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITUI	DE RESPONSE					
	Absolute Levels	The Maximum 0 dBm0 Levels are: VF_XI VF_BO (15 k Ω Load)		1.619 1.964		Vrms Vrms
		The Minimum 0 dBm0 Levels are: VF _X I VF _B O (Any Load ≥ 300Ω) Overload Levels are 3.17 dBm0 (μLaw) and 3.14 dBm0 (A-Law)		87.0 105.0		mVrms mVrms
G _{XA}	Transmit Gain Absolute Accuracy	Transmit Gain Programmed for Maximum 0 dBm0 Test Level. (All 1's in gain register) Measure Deviation of Digital Code from Ideal 0 dBm0 PCM Code at $D_X0/1$. $T_A=25^{\circ}\text{C}$	-0.15		0.15	dB
G _{XAG}	Transmit Gain Variation with Programmed Gain	Measure Transmit Gain Over the Range from Maximum to Minimum. Calculate the Deviation from the Programmed Gain Relative to G_{XA} , i.e., $G_{XAG} = G_{actual} - G_{prog} - G_{XA}$. $T_A = 25^{\circ}C$, $V_{CC} = 5V$, $V_{BB} = 5V$	-0.1		0.1	dB
G _{XAF}	Transmit Gain Variation with Frequency	Relative to 1015.625 Hz, (Note 4) Minimum Gain $< G_X <$ Maximum Gain $f = 60$ Hz $f = 200$ Hz $f = 300$ Hz to 3000 Hz $f = 3400$ Hz $f = 4000$ Hz $f \ge 4600$ Hz. Measure Response at Alias Frequency from 0 kHz to 4 kHz. $G_X = 0$ dB, VF _X I $= 1.619$ Vrms	-1.8 -0.15 -0.7		-26 -0.1 0.15 0.0 -14 -32	dB dB dB dB dB
		Relative to 1015.625 Hz f = 62.5 Hz f = 203.125 Hz f = 343.75 Hz f = 515.625 Hz f = 2140.625 Hz f = 3156.25 Hz f = 3406.250 Hz f = 3984.375 Hz Relative to 1062.5 Hz (Note 4) f = 5250 Hz, Measure 2750 Hz f = 11750 Hz, Measure 3750 Hz f = 49750 Hz, Measure 1750 Hz	- 1.7 - 0.15 - 0.15 - 0.15 - 0.15 - 0.74		-24.9 -0.1 0.15 0.15 0.15 0.15 -32 -32 -32	dB dB dB dB dB dB dB
G _{XAT}	Transmit Gain Variation with Temperature	Measured Relative to G_{XA} , $V_{CC} = 5V$, $V_{BB} = -5V$, Minimum gain $< G_X < Maximum Gain$	-0.1		0.1	dB
		-40°C to +85°C (TP3070A/71-X)	-0.15		0.15	dB

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BQLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ (-40°C to $+85^{\circ}\text{C}$ for TP3070A/71A-X) by correlation with 100% electrical testing at $T_A = 25^{\circ}\text{C}$. f = 1015.625 Hz, $V_{FX}I = 0$ dBm0, $D_{R}I = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_{A} = 25^{\circ}\text{C}$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITU	DE RESPONSE (Continued)					
G _{XAL}	Transmit Gain Variation with Signal Level	Sinusoidal Test Method. Reference Level = 0 dBm0. $VF_XI = -40 \text{ dBm0 to } +3 \text{ dBm0}$ $VF_XI = -50 \text{ dBm0 to } -40 \text{ dBm0}$ $VF_XI = -55 \text{ dBm0 to } -50 \text{ dBm0}$	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain Absolute Accuracy	Receive Gain Programmed for Maximum 0 dBm0 Test Level (All 1's in Gain Register). Apply 0 dBm0 PCM Code to D_R0 or D_R1 . Measure VF_R0 . $T_A=25^{\circ}C$	-0.15		0.15	dB
G _{RAG}	Receive Gain Variation with Programmed Gain	Measure Receive Gain Over the Range from Maximum to Minimum Setting. Calculate the Deviation from the Programmed Gain Relative to G_{RA} , i.e. $G_{RAG} = G_{actual} - G_{prog} - G_{RA}$. $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5\text{V}$, $V_{BB} = -5\text{V}$	-0.1		0.1	dB
G _{RAT}	Receive Gain Variation with Temperature	Measured Relative to G_{RA} . $V_{CC} = 5V$, $V_{BB} = -5V$. Minimum Gain $< G_R < Maximum Gain$ $-40^{\circ}C$ to $+85^{\circ}C$ (TP3070A/71-X)	-0.1 -0.15		0.1 0.15	dB dB
GRAF	Receive Gain Variation with Frequency	Relative to 1015.625 Hz, (Note 4) D_R0 or $D_R1=0$ dBm0 code. Minimum Gain $< G_R <$ Maximum Gain $= 200$ Hz $= 300$ Hz to 3000 Hz $= 3400$ Hz	-0.25 -0.15 -0.7 -0.15 -0.15 -0.15 -0.15		0.15 0.00 -14 0.15 0.15 0.15 0.15 0.15 0.00 -13.5	dB dB dB dB dB dB dB
G _{RAL}	Receive Gain Variation with Signal Level	Sinusoidal Test Method. Reference Level = 0 dBm0. $D_R0 = -40 \text{ dBm0 to } + 3 \text{ dBm0}$ $D_R0 = -50 \text{ dBm0 to } -40 \text{ dBm0}$ $D_R0 = -55 \text{ dBm0 to } -50 \text{ dBm0}$ $D_R0 = 3.1 \text{ dBm0}$ $R_L = 600\Omega, G_R = -0.5 \text{ dB}$ $R_L = 300\Omega, G_R = -1.2 \text{ dB}$	-0.2 -0.4 -1.2 -0.2 -0.2		0.2 0.4 1.2 0.2 0.2	dB dB dB dB

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ (-40°C to $+85^{\circ}\text{C}$ for TP3070A/71A-X) by correlation with 100% electrical testing at $T_A = 25^{\circ}\text{C}$. f = 1015.625 Hz, $V_{FX}I = 0$ dBm0, D_{R0} or $D_{R1} = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $V_{AB} = -5V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	PE DELAY DISTORTION WITH FREQ	UENCY				
D _{XA}	Tx Delay, Absolute	f = 1600 Hz			315	μs
D _{XR}	Tx Delay, Relative to DXA	f = 500-600 Hz			220	μs
		f = 600-800 Hz			145	μs
		f = 800-1000 Hz			75	μS
		f = 1000–1600 Hz			40	μs
		f = 1600-2600 Hz			75	μs
		f = 2600–2800 Hz			105	μs
_		f = 2800-3000 Hz	ļ		155	μs
D _{RA}	Rx Delay, Absolute	f = 1600 Hz			200	μs
D _{RR}	Rx Delay, Relative to D _{RA}	f = 500-1000 Hz	-40			μs
		f = 1000-1600 Hz	-30			μs
		f = 1600-2600 Hz			90	μs
		f = 2600-2800 Hz f = 2800-3000 Hz			125 175	μs
NOISE		1 - 2000-3000 HZ			173	μs
	Transmit Naise C Massage	(Note 1)	Ι			
N _{XC}	Transmit Noise, C Message Weighted, μ-law Selected	All '1's in Gain Register	- 1 -	12	15	dBrnC0
N _{XP}	Transmit Noise, P Message	(Note 1)		7.4		-100
	Weighted, A-law Selected	All '1's in Gain Register		-74	-67	dBm0p
N _{RC}	Receive Noise, C Message	PCM Code is Alternating Positive		8	11	dBrnC0
	Weighted, μ-law Selected	and Negative Zero			· · · · · · · · · · · · · · · · · · ·	dBilloo
N _{RP}	Receive Noise, P Message Weighted, A-law Selected	PCM Code Equals Positive Zero		-82	-79	dBm0p
N _{RS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, VF _X I = 0 Vrms			-53	dBm0
PPSR _X	Positive Power Supply Rejection,	$V_{CC} = 5.0 V_{DC} + 100 \text{mVrms}$				
	Transmit	f = 0 kHz-4 kHz (Note 2)	36			dBC
		f = 4 kHz-50 kHz	30			dBC
NPSR _X	Negative Power Supply Rejection,	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
	Transmit	f = 0 kHz-4 kHz (Note 2)	36			dBC
		f = 4 kHz-50 kHz	30			dBC
PPSRR	Positive Power Supply Rejection,	PCM Code Equals Positive Zero				
· ''n	Receive	$V_{CC} = 5.0 V_{DC} + 100 \text{ mVrms}$				
		Measure VF _R O				
		f = 0 Hz-4000 Hz	36			dBC
		f = 4 kHz-25 kHz	40			dB
		f = 25 kHz-50 kHz	36			dB
NPSRR	Negative Power Supply Rejection,	PCM Code Equals Positive Zero				
	Receive	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
		Measure VF _R O				450
		f = 0 Hz-4000 Hz	36			dBC
		f = 4 kHz-25kHz f = 25 kHz-50 kHz	40 36			dB dB
	Spurious Out of Bond Stands		36			UB
sos	Spurious Out-of-Band Signals at the Channel Output	0 dBm0, 300 Hz to 3400 Hz Input PCM Code Applied at D _R 0 (or D _R 1)	1			
	at the Chambel Cutput	4600 Hz-7600 Hz			-30	dB
		7600 Hz-8400 Hz			-40	dB
		8400 Hz-50,000 Hz	1		-30	dB

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5V\pm5\%$, $V_{BB}=-5V\pm5\%$; $T_A=0^{\circ}C$ to $+70^{\circ}C$ ($-40^{\circ}C$ to $+85^{\circ}C$ for TP3070A/71A-X) by correlation with 100% electrical testing at $T_A=25^{\circ}C$. f=1015.625 Hz, $VF_{X}I=0$ dBm0, $D_{R}O$ or $D_{R}I=0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC}=+5V$, $V_{BB}=-5V$, $T_A=25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DISTORTI	ON			-3:		
STD _X STD _R	Signal to Total Distortion Transmit or Receive Half-Channel, μ-law Selected	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to - 30 dBm0 = -40 dBm0 = -45 dBm0	33 36 30 25			dBC dBC dBC dBC
STD _{RL}	Signal to Total Distortion Receive with Resistive Load	Sinusoidal Test Method Level = $+3.1$ dBm0 $R_L = 600\Omega$, $G_R = -0.5$ dB $R_L = 300\Omega$, $G_R = -1.2$ dB	33 33			dBC dBC
SFD _X	Single Frequency Distortion, Transmit				-46	dB
SFDR	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Transmit or Receive Two Frequencies in the Range 300 Hz-3400 Hz			-41	dB
CROSSTA	LK					
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	f = 300 Hz-3400 Hz D _R = Idle Code		-90	-75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	f = 300 Hz-3400 Hz (Note 2)		-90	-70	dB

Note 1: Measured by grounded input at VF_XI.

Note 2: PPSR_X, NPSR_X, and CT_{R-X} are measured with a -50 dBm0 activation signal applied to VF_XI.

Note 3: A signal is Valid if it is above VIH or below VIL and Invalid if it is between VIL and VIH. For the purposes of this specification the following conditions apply:

- a) All input signals are defined as: $V_{IL}\,=\,0.4V,\,V_{IH}\,=\,2.7V,\,t_{I\!\!R}\,<\,10$ ns, $t_{I\!\!P}\,<\,10$ ns.
- b) t_{R} is measured from V_{IL} to $V_{\text{IH}}.$ t_{F} is measured from V_{IH} to $V_{\text{IL}}.$
- c) Delay Times are measured from the input signal Valid to the output signal Valid.
- d) Setup Times are measured from the data input Valid to the clock input Invalid.
- e) Hold Times are measured from the clock signal Valid to the data input Invalid.
- f) Pulse widths are measured from V_{IL} to V_{IL} or from V_{IH} to V_{IH} .

Note 4: A multi-tone test technique is used.