PRELIMINARY

TP3052-X, TP3054-X, TP3057-X

National Semiconductor

TP3052-X, TP3054-X, TP3057-X Extended Temperature "Ruggedized" Serial Interface CODEC/Filter COMBO® Family

General Description


The TP3052, TP3054, TP3057 family consists of μ -law and A-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).


The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded µ-law or A-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded u-law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

Features

- -40°C to +80°C operation
- Complete CODEC and filtering system (COMBO) including:
 - Transmit high-pass and low-pass filtering
 - Receive low-pass filter with sin x/x correction
 - Active RC noise filters
 - --- µ-law or A-law compatible COder and DECoder
 - Internal precision voltage reference
 - Serial I/O interface
 - Internal auto-zero circuitry
- μ-law with signaling, TP3020 or TP5116A timing— TP3052
- µ-law without signaling, 16-pin—TP3054
- A-law, 16-pin—TP3057
- Meets or exceeds all D3/D4 and CCITT specifications
- ±5V operation
- Low operating power-typically 60 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density
- Dual-In-Line or PCC surface mount packages

Connection Diagrams





Pin Description

Symbol	Function	Symbol	Function
V _{BB}	Negative power supply pin. $V_{BB} = -5V \pm 5\%$.	SIG _R	The eighth bit of the PCM data appears at this output after each receive signalling
GNDA	Analog ground. All signals are referenced to this pin.	SIG _X	frame. Signal data input. Data at this input is in-
VF _R O	Analog output of the receive power ampli- fier.		serted into the 8th bit of the PCM word during transmit signaling frames.
V _{CC}	Positive power supply pin. V _{CC} = $+5V \pm 5\%$.	MCLKX	Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be
FS _R	Receive frame sync pulse which enables $BCLK_R$ to shift PCM data into D_R . FS _R is an 8 kHz pulse train. See <i>Figures 2</i> and 3		asynchronous with MCLK _R . Best perform- ance is realized from synchronous opera- tion.
	for timing details.	FSX	Transmit frame sync pulse input which en-
D _R	Receive data input. PCM data is shifted into D_R following the FS $_R$ leading edge.		ables BCLK _X to shift out the PCM data on D_X . FS _X is an 8 kHz pulse train, see <i>Figures 2</i> and <i>3</i> for timing details.
BCLK _R /CLKSE	L The bit clock which shifts data into D_R after the FS _R leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master	BCLKX	The bit clock which shifts out the PCM data on D_X . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK _X .
	clock in synchronous mode and $BCLK_X$ is used for both transmit and receive direc-	D _X	The TRI-STATE® PCM data output which is enabled by FS _X .
MCLK _R /PDN	tions (see Table 1). Receive master clock. Must be 1.536	TSX	Open drain output which pulses low during the encoder time slot.
	MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _X , but should be	GS _X	Analog output of the transmit input amplifi- er. Used to externally set gain.
	synchronous with MCLK _X for best per- formance. When MCLK _R is connected	VF _X I ⁻	Inverting input of the transmit input amplifier.
	continuously low, MCLK _X is selected for all internal timing. When MCLK _R is connected continuously high, the device is powered down.	VF _X I+	Non-inverting input of the transmit input amplifier.

Functional Description

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into a power-down state. All non-essential circuits are deactivated and the D_X and VF_RO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK_R/PDN pin and FS_X and/or FS_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLK_R/PDN pin high; the alternative is to hold both FS_X and FS_R inputs continuously low—the device will power-down approximately 2 ms after the last FS_X or FS_R pulse. Power-up will occur on the first FS_X or FS_R pulse. The TRI-STATE PCM data output, D_X, will remain in the high impedance state until the second FS_X pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK_X and the MCLK_R/PDN pin can be used as a power-down control. A low level on MCLK_R/PDN powers up the device and a high level powers down the device. In either case, MCLK_X will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK_X and the BCLK_R/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK_R/CLKSEL pin, BCLK_X will be selected as the bit clock for both the transmit and receive directions. Table I indicates the frequencies of operation which can be selected, depending on the state of BCLK_R/CLKSEL. In this synchronous mode, the bit clock, BCLK_X, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK_X.

Each FS_X pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D_X output on the positive edge of BCLK_X. After 8 bit clock periods, the TRI-STATE D_X output is returned to a high impedance state. With an FS_R pulse, PCM data is latched via the D_R input on the negative edge of BCLK_X (or BCLK_R if running). FS_X and FS_R must be synchronous with MCLK_{X/R}.

TABLE I. Selection of Maste	r Clock Frequencies
------------------------------------	---------------------

	Master Clock Frequency Selected						
BCLK _R /CLKSEL	TP3057	TP3052 TP3054					
Clocked	2.048 MHz	1.536 MHz or					
		1.544 MHz					
0	1.536 MHz or	2.048 MHz					
	1.544 MHz						
1 (or Open Circuit)	2.048 MHz	1.536 MHz or					
		1.544 MHz					

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. MCLK_X and MCLK_R must be 2.048 MHz for the TP3057, or 1.536 MHz, 1.544 MHz for the TP3052, 54, and need not be synchronous. For best transmission performance, however, MCLK_B should be synchronous with MCLK_X, which is easily achieved by applying only static logic levels to the MCLKp/PDN pin. This will automatically connect MCLK_X to all internal MCLK_B functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS_X starts each encoding cycle and must be synchronous with MCLK_X and BCLK_X. FS_R starts each decoding cycle and must be synchronous with BCLKR. BCLKR must be a clock, the logic levels shown in Table I are not valid in asynchronous mode, BCLKy and BCLKe may operate from 64 kHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse (the same as the TP3020/21) or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS_X and FS_B, must be one bit clock period long, with timing relationships specified in Figure 2. With FS_X high during a falling edge of BCLK_x, the next rising edge of BCLK_x enables the D_x TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D_X output. With FS_R high during a falling edge of BCLK_R (BCLK_X in synchronous mode), the next falling edge of BCLKR latches in the sign bit. The following seven falling edges latch in the seven remaining bits. All four devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

To use the long (TP5116A/56A) frame mode, both the frame sync pulses, FS_X and FS_B, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FS_X, the COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D_X TRI-STATE output buffer is enabled with the rising edge of FS_X or the rising edge of BCLKx, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLKx rising edges clock out the remaining seven bits. The D_X output is disabled by the falling BCLK_X edge following the eighth rising edge, or by FS_X going low, whichever comes later. A rising edge on the receive frame sync pulse, FS_R, will cause the PCM data at D_R to be latched in on the next eight falling edges of BCLK_R (BCLK_X in synchronous mode). All four devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

SIGNALING

The TP3052 μ -law COMBOs contains circuitry to insert and extract signaling information in the PCM data stream. The TP3052 is intended for short frame sync applications. The TP3054 and TP3057 have no provision for signaling.

Functional Description (Continued)

Signaling for the TP3052 is accomplished by applying a frame sync pulse two bit clock periods long, as shown in *Figure 2*. With FS_X two bit clock periods long, the data present at SIG_X input will be inserted as the LSB in the PCM data transmitted during that frame. With FS_R two bit clock periods long, the LSB of the PCM data read into the D_R input will be latched and appear on the SIG_R output pin until updated following the next signaling frame. The decoder will then interpret the lost LSB as "1/2" to minimize noise and distortion. The TP3052 is not capable of inserting or extracting signaling information in the long frame mode.

TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see *Figure 4*. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to μ -law (TP3052, TP3054) or A-law (TP3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5V peak (see table of Transmission Characteristics). The FS_x frame

sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D_X at the next FS_X pulse. The total encoding delay will be approximately 165 μ s (due to the transmit filter) plus 125 μ s (due to encoding delay), which totals 290 μ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (TP3057) or μ -law (TP3052, TP3054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter/power amplifer capable of driving a 600 Ω load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS_R, the data at the D_R input is clocked in on the falling edge of the next eight BCLK_R (BCLK_X) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is \sim 10 μ s (decoder update) plus 110 μ s (filter delay) plus 62.5 μ s (1/2 frame), which gives approximately 180 μ s.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V _{CC} to GNDA	7V
V _{BB} to GNDA	-7V
Voltage at any Analog Input	
or Output	V_{CC} + 0.3V to V_{BB} - 0.3V

Voltage at any Digital Input or

Output	V_{CC} + 0.3V to GNDA - 0.3V
Operating Temperature Range	-55°C to + 125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 7	10 sec.) 300°C

Electrical Characteristics Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = +5.0V ±5%, V_{BB} = -5.0V ±5%; T_A = -40°C to +85°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}C$.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIGITAL IN	TERFACE					
VIL	Input Low Voltage				0.6	۷
VIH	Input High Voltage		2.2			V
V _{OL}	Output Low Voltage	D_X , $I_L = 3.2 \text{ mA}$ SIG _R , $I_L = 1.0 \text{ mA}$ TS _X , $I_L = 3.2 \text{ mA}$, Open Drain			0.4 0.4 0.4	V V V
V _{OH}	Output High Voltage	D _X , I _H = -3.2 mA SIG _R , I _H = -1.0 mA	2.4 2.4			v v
կլ	Input Low Current	GNDA < VIN < VIL, All Digital Inputs	- 10		10	μA
lн	Input High Current	V _{IH} ≤V _{IN} ≤V _{CC}	- 10		10	μA
l _{OZ}	Output Current in High Impedance State (TRI-STATE)	D _X , GNDA≤V _O ≤V _{CC}	-10		10	μΑ
ANALOG I	NTERFACE WITH TRANSMIT INPUT	AMPLIFIER (ALL DEVICES)				
hХA	Input Leakage Current	$-2.5V \le V \le +2.5V$, VF _X I ⁺ or VF _X I ⁻	-200		200	nA
RIXA	Input Resistance	$-2.5V \le V \le +2.5V$, VF _X I ⁺ or VF _X I ⁻	10			MΩ
R _O XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R _L XA	Load Resistance	GS _X	10			kΩ
CLXA	Load Capacitance	GSX			50	pF
V _O XA	Output Dynamic Range	$GS_X, R_L \ge 10 k\Omega$	-2.8		2.8	V
A _V XA	Voltage Gain	VF _X I ⁺ to GS _X	5000			V/V
F _U XA	Unity Gain Bandwidth		1	2		MHz
V _{OS} XA	Offset Voltage		-20		20	mV
V _{CM} XA	Common-Mode Voltage	CMRRXA > 60 dB	-2.5		2.5	V
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG I	NTERFACE WITH RECEIVE FILTER (ALL DEVICES)				
RORF	Output Resistance	Pin VF _R O		1	3	Ω
RLRF	Load Resistance	VF _R O= ±2.5V	600			Ω
CLRF	Load Capacitance				500	pF
VOS _R O	Output DC Offset Voltage		-200		200	mV
POWER DI	SSIPATION (ALL DEVICES)					
Icc0	Power-Down Current	No Load (Note)		0.65	2.0	mA
IBB0	Power-Down Current	No Load (Note)		0.01	0.33	mA
I _{CC} 1	Power-Up (Active) Current	No Load		7.0	11.0	mA
I _{BB} 1	Power-Up (Active) Current	No Load	1	7.0	11.0	mA

Timing Specifications Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = -40^\circ$ C to $+85^\circ$ C by correlation with 100% electrical testing at $T_A = 25^\circ$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at $V_{CC} = +5.0V$, $V_{BB} = 5.0V$, $T_A = 25^\circ$ C.

All timing parameters are assured at V_OH = 2.0V and V_OL = 0.7V.


See Definitions and Timing Conventions section for test methods information.

Symbol			Min	Тур	Max	Units
1/t _{PM}	Frequency of Master Clocks	Depends on the Device Used and the BCLK _R /CLKSEL Pin. MCLK _X and MCLK _R		1.536 1.544 2.048		MHz MHz MHz
t _{RM}	Rise Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{FM}	Fall Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{PB}	Period of Bit Clock		485	488	15725	ns
t _{RB}	Rise Time of Bit Clock	BCLK _X and BCLK _R			50	ns
t _{FB}	Fall Time of Bit Clock	BCLK _X and BCLK _R			50	ns
twmH	Width of Master Clock High	MCLK _X and MCLK _R	160			ns
tWML	Width of Master Clock Low	MCLK _X and MCLK _R	160			ns
t _{SBFM}	Set-Up Time from BCLK _X High to MCLK _X Falling Edge	First Bit Clock after the Leading Edge of FS _X Long Frame	100 125			ns
^t SFFM	Setup Time from FS_X High to MCLK _X Falling Edge	Long Frame Only	100			ns
t _{WBH}	Width of Bit Clock High	V _{IH} =2.2V	160			ns
t _{WBL}	Width of Bit Clock Low	V _{IL} =0.6V	160			ns
tHBFL	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
tHBFS	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns
t _{SFB}	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	115			ns
t _{DBD}	Delay Time from BCLK _X High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		140	ns
t _{DBTS}	Delay Time to $\overline{TS_X}$ Low	Load = 150 pF plus 2 LSTTL Loads			140	ns ،
t _{DZC}	Delay Time from BCLK _X Low to Data Output Disabled	$C_L = 0 pF$ to 150 pF	50		165	ns
t _{DZF}	Delay Time to Valid Data from FS_X or BCLK _X , Whichever Comes Later	C _L =0 pF to 150 pF	20		165	ns
tSSGB	Set-Up Time from SIG_X to $BCLK_X$	TP3052	100	_		ns
thesg	Hold Time from $BCLK_X$ High to SIG_X	TP3052	50			ns
t _{SDB}	Set-Up Time from D_R Valid to BCLK _{R/X} Low		50	<i>x</i>		ns
t _{HBD}	Hold Time from $BCLK_{R/X}$ Low to D_R Invalid		50			ns
t _{SF}	Set-Up Time from FS _{X/R} to BCLK _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns
the	Hold Time from BCLK $_{X/R}$ Low to FS $_{X/R}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			ns
^t HBFI	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _X or FS _R)	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns
tWFL	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns



1-49

TP3052-X, TP3054-X, TP3057-X



TP3052-X, TP3054-X, TP3057-X

1-50

Transmission Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = -40^{\circ}$ C to +85°C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity gain non inverting. Typicals are specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITU	DE RESPONSE					
Absolute Levels (Definition of Nominal Gain)		Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrms
t _{MAX}		Max Overload Level TP3052, TP3054 (3.17 dBm0) TP3057 (3.14 dBm0)		2.501 2.492		V _{PK} V _{PK}
G _{XA}	Transmit Gain, Absolute	$T_A = 25^{\circ}$ C, $V_{CC} = 5$ V, $V_{BB} = -5$ V Input at GS _X =0 dBm0 at 1020 Hz	-0.20		0.20	dB
G _{XR}	Transmit Gain, Relative to G _{XA}	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz - 3000 Hz f = 3152 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	- 1.8 - 0.15 - 0.15 - 0.35 - 0.7		-40 -30 -26 -0.1 0.15 0.20 0.1 0 -14 -32	dB dB dB dB dB dB dB dB dB dB dB dB
G _{XAT}	Absolute Transmit Gain Variation with Temperature	Relative to G _{XA}	-0.15		0.15	dB
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage	Relative to G _{XA}	-0.05		0.05	dB
G _{XRL}	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF _X I ⁺ = -40 dBm0 to $+3 \text{ dBm0}$ VF _X I ⁺ = -50 dBm0 to -40 dBm0 VF _X I ⁺ = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain, Absolute	$T_A = 25^{\circ}C$, $V_{CC} = 5V$, $V_{BB} = -5V$ Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.20		0.20	dB
G _{RR}	Receive Gain, Relative to G _{RA}	f = 0 Hz to 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz	-0.15 -0.35 -0.7		0.15 0.1 0 - 14	dB dB dB dB
G _{RAT}	Absolute Receive Gain Variation with Temperature	Relative to G _{RA}	-0.15		0.15	dB
G _{RAV}	Absolute Receive Gain Variation with Supply Voltage	Reletive to G _{RA}	-0.05		0.05	dB
G _{RRL}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded PCM Level = -40 dBm0 to +3 dBm0 PCM Level = -50 dBm0 to -40 dBm0 PCM Level = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
V _{RO}	Receive Output Drive Level	$R_1 = 600\Omega$	-2.5		2.5	v

TP3052-X, TP3054-X, TP3057-X

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = -40^{\circ}$ C to +85°C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity gain non inverting. Typicals are specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	E DELAY DISTORTION WITH FREQU	JENCY				
D _{XA}	Transmit Delay, Absolute	f=1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to D _{XA}	f=500 Hz-600 Hz		195	220	μs
		f=600 Hz-800 Hz		120	145	μs
		f=800 Hz-1000 Hz		50	75	μs
		f= 1000 Hz-1600 Hz		20	40	μs
		f=1600 Hz-2600 Hz		55	75	μs
		f=2600 Hz-2800 Hz		80	105	μs
		f=2800 Hz-3000 Hz		130	155	μs
DRA	Receive Delay, Absolute	f = 1600 Hz		180	200	μs
D _{RR}	Receive Delay, Relative to D _{RA}	f=500 Hz-1000 Hz	-40	- 25		μs
- 44		f = 1000 Hz - 1600 Hz	- 30	-20		μs
		f=1600 Hz-2600 Hz		70	90	μs
		f = 2600 Hz - 2800 Hz		100	125	μs
		f=2800 Hz-3000 Hz		145	175	μs
NOISE						μο
Nxc	Transmit Noise, C Message	TP3052, TP3054		12	16	dBrnC
	Weighted	(Note 1)				ubino
NXP	Transmit Noise, P Message	TP3057		-74	-67	dBm0
<i>7</i> .	Weighted	(Note 1)				
N _{RC}	Receive Noise, C Message	PCM Code is Alternating Positive				
	Weighted	and Negative Zero —				
	-	TP3052/54		8	11	dBrnC
N _{RP}	Receive Noise, P Message	TP3057 PCM Code Equals Positive				
· ·rur	Weighted	Zero —		-82	-79	dBm0
Nee	Noise, Single Frequency	f=0 kHz to 100 kHz, Loop Around			- 53	dBm0
NRS	Noise, Single Frequency	Measurement, $VF_XI^+ = 0$ Vrms			-53	UDIIIU
PPSRx	Positive Power Supply Rejection,	$V_{CC} = 5.0 V_{DC} + 100 \text{ mVrms}$				
IT SIT	Transmit	f=0 kHz-50 kHz (Note 2)	40			dBC
NPSRx	Negative Power Supply Rejection,	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
	Transmit	f=0 kHz-50 kHz (Note 2)	40			dBC
PPSR _R	Positive Power Supply Rejection,	PCM Code Equals Positive Zero				
I I ONR	Receive	$V_{CC} = 5.0 V_{DC} + 100 \text{ mVrms}$				
	1000146	Measure VF _B 0				
		f = 0 Hz - 4000 Hz	38			dBC
		f = 4 kHz - 25 kHz	38			dB
		f = 25 kHz - 50 kHz	35			dB
NPSRR	Negative Power Supply Rejection,	PCM Code Equals Positive Zero				
H.ONH	Receive	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
		Measure VF _R 0				-90
	· ·	f = 0 Hz - 4000 Hz	38			dBC
		f = 4 kHz - 25 kHz	38			dB
		f = 25 kHz-50 kHz	35	1		dB



Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = -40^{\circ}$ C to $+85^{\circ}$ C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity gain non inverting. Typicals are specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}$ C.

Symbol	Paramete	er					Cond	lition	3		Mi	n	Тур	Max	U	nits
SOS	Spurious Out-of-Ba at the Channel Out	-	nals Loop Around Measurement, 0 dBm0, 300 Hz to 3400 Hz Input PCM Code Applied at D _R .								-30		dB			
					 600 H	z-760	0 Hz							-30		dB
				70	600 H	z-840	0 Hz							-40		dB
				8-	8400 Hz-100,000 Hz								-30		dB	
DISTORT	ION				-									,		
STDX	Signal to Total Dist	ortion					Meth	od (No	ote 3)							
STDR	Transmit or Receive	Ð		Lev	el = 3.						33	3				BC
	Half-Channel) to —:				36				-	BC
	1				= -	-40 dE	3m0	XM			28					вс
								RC\			29			1		BC
					= -	- 55 dE	3m0	XM			13					BC
								RC	/		14	•			-	BC
SFD _X	Single Frequency D Transmit	istortion,	n.									-43		dΒ		
SFD _R	Single Frequency D Receive	istortion,	tortion,									-43	0	dΒ		
IMD	Intermodulation Distortion			Loop Around Measurement, $VF_X^+ = -4 dBm0$ to $-21 dBm0$, Two Frequencies in the Range 300 Hz-3400 Hz						-41		B				
CROSSTA																
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level				300 Hz = Qui		0 Hz M Coc	ie (Nc	te 4)				-90	-70	0	βB
CT _{R-X}	Receive to Transmi 0 dBm0 Receive Le		Crosstalk, f=300 Hz-3400 Hz, VF _X I = Multitone						tone			-90	-70	0	зВ	
			E	NCO	DING	FORM		TDX	Ουτρι	т						
				TP	3052,		54						TP3057 A-Law			
					μ -L	aw 					Includ	es E	ven Bil	Inversio	on)	
V _{IN} (at G	S _X) = + Full-Scale	1	0	0	0	0	0	0	0	1	0 1		0 1	-	1	0
$V_{\text{IN}} (\text{at GS}_{\text{X}}) = 0V$ $\begin{cases} 1 & 1 \\ 0 & 1 \end{cases}$				1 1	1 1	1 1	1 1	1 1	1 1		10 10		1 0 1 0		0 0	1

Note 1: Measured by extrapolation from the distortion test result at -50 dBm0.

VIN (at GS_X) = -Full-Scale

Note 2: PPSR_X, NPSR_X, and CT_{R-X} are measured with a -50 dBm0 activation signal applied to VF_XI+.

0 0 0 0 0 0

Note 3: TP3052/54/57 are measured using C message weighted filter for µ-law and psophometric weighted filter for A-law.

Note 4: CT_{X-R} @ 1.544 MHz MCLK_X freq. is -70 dB max. 50% ±5% BCLK_X duty cycle.

0

0

0 0 1 0 1 0 1 0

Applications Information

POWER SUPPLIES


While the pins of the TP3050 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μF supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB}, as close to device pins as possible.

For best performance, the ground point of each CODEC/ FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

RECEIVE GAIN ADJUSTMENT

For applications where a TP3050 family CODEC/filter receive output must drive a 600 Ω load, but a peak swing lower than ± 2.5 V is required, the receive gain can be easily adjusted by inserting a matched T-pad or π -pad at the output. Table II lists the required resistor values for 600 Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600 Ω is obtained if the output impedance of the attenuator is in the range 282 Ω to 319 Ω (assuming a perfect transformer).



TL/H/8674-5

$$H3 = \sqrt{\frac{2}{2}} \left(\frac{N^2 - 1}{N^2 - 2NS + 1}\right)$$

 $(Z1.Z2 (N^2 - 1))$

Note: See Application Note 370 for further details.

Applications Information (Continued)

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	8.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.61	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900
7	115	380	269	785
8	379	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

TABLE II. Attentuator Tables for Z1 = Z2 = 300 Ω (All Values in Ω)

Typical Synchronous Application

