



Connection Diagrams



TL/H/5538-3

Top View

Order Number TP3020J or TP3020J-1
See NS Package Number J24A



TL/H/5538-4

Top View

Order Number TP3021J or TP3021J-1
See NS Package Number J22A

Description of Pin Functions

Symbol	Function
SC1	Internally connected to GNDA.
SC2	Connects VF_X to an external sample/hold capacitor if fitted for use with pin-compatible NMOS CODECs. Ensures gain compatibility.
VF_X	Analog input to the encoder. This signal will be sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.
GND	Analog and digital ground. All analog and digital signals are referenced to this pin.
SIG_R	Receive signaling bit output. During receive signaling frames the least significant (last) bit shifted into D_R is internally latched and appears at this output— SIG_R will then remain valid until changed during a subsequent receive signaling frame or reset by a power-down command.
D_R	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into D_R , most significant bit first, on the falling edge of CLK_R .
PDN	TTL output level which goes high when the CODEC is in the power-down mode. May be used to power-down other circuits associated with the PCM channel.
VF_R	Analog output from the decoder. The decoder sample and hold amplifier is updated approximately 15 μ S after the end of the decode time slot.

Symbol	Function
NC	Unused
D_X	Serial PCM TRI-STATE® output from the encoder. During the encoder time slot, the PCM code for the previous sample of VF_X is shifted out, most significant bit first, on the rising edge of CLK_X .
$\overline{TS}_X$	Time slot output. This TTL compatible open-drain output pulses low during the encoder time slot. May be used to enable external TRI-STATE bus drivers if highly capacitive loads must be driven. Can be wire ANDed with other $\overline{TS}_X$ outputs.
V_{CC}	5V ($\pm 5\%$) Power Supply.
CLK_R	Master decoder clock input used to shift in the PCM data on D_R and to operate the decoder sequencer. May operate at 1.536 MHz, 1.544 MHz or 2048 MHz. May be asynchronous with CLK_X or CLK_C .
FS_R	Decoder frame sync pulse. Normally occurring at an 8 kHz rate, this pulse is nominally one CLK_R cycle wide. Extending the width of FS_R to two or more cycles of CLK_R signifies a receive signaling frame.
CLK_X	Master encoder clock input used to shift out the PCM data on D_X and to operate the encoder sequencer. May operate at 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with CLK_R or CLK_C .
FS_X	Encoder frame sync pulse. Normally occurring at an 8 kHz rate, this pulse is nominally one CLK_X cycle wide. Extending the width of FS_X to two or more cycles of CLK_X signifies a transmit signaling frame.

Description of Pin Functions (Continued)

Symbol	Function	Symbol	Function
SIG _X	Transmit signaling input. During a transmit signaling frame, the signal at SIG _X is shifted out of D _X in place of the least significant (last) bit of PCM data.	CLK _C	Control clock input used to shift serial control data into D _C . CLK _C must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlap a frame boundary. CLK _C need not be synchronous with CLK _X or CLK _R . Connecting CLK _C continuously high places the TP3020/TP3021 into the fixed time slot mode.
V _{BB}	–5V (±5%) input.		
D _C	Serial control data input. Serial data on D _C is shifted into the CODEC on the falling edge of CLK _C . In the fixed time slot mode, D _C doubles as a power-down input.		

Absolute Maximum Ratings

Operating Temperature	–25°C to +125°C	Voltage at Any Analog Input or Output	V _{BB} – 0.3V to V _{CC} + 0.3V
Storage Temperature	–65°C to +150°C	Voltage at Any Digital Input or Output	GND – 0.3V to V _{CC} + 0.3V
V _{CC} with Respect to GND	7V	Lead Temperature (Soldering, 10 seconds)	300°C
V _{BB} with Respect to GND	–7V		
ESD rating is to be determined.			

DC Electrical Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = +5.0V ±5%, V_{BB} = –5.0V ±5%; T_A = 0°C to 70°C by correlation with 100% electrical testing at T_A = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at V_{CC} = +5.0V, V_{BB} = –5.0V and T_A = 25°C.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DIGITAL INTERFACE						
I _I	Input Current	0 < V _{IN} < V _{CC}	–10		10	μA
V _{IL}	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.2			V
V _{OL}	Output Low Voltage	D _X , I _{OL} = 4.0 mA SIG _R , I _{OL} = 0.5 mA T _S _X , I _{OL} = 3.2 mA, Open Drain PDN, I _{OL} = 1.6 mA			0.4 0.4 0.4 0.4	V V V V
V _{OH}	Output High Voltage	D _X , I _{OH} = 6 mA SIG _R , I _{OH} = 0.6 mA	2.4 2.4			V V
ANALOG INTERFACE						
Z _I	V _{F_X} Input Impedance when Sampling	Resistance in Series with Approximately 70 pF	2.0			kΩ
Z _O	Output Impedance at V _{F_R}	–3.1V < V _{F_R} < 3.1V		10	20	Ω
V _{OS}	Output Offset Voltage at V _{F_R}	D _R = PCM Zero Code (TP3020) or Alternating ±1 Code (TP3021)	–25		25	mV
I _{IN}	Analog Input Bias Current	V _{IN} = 0V	–0.1		0.1	μA
R1 × C1	DC Blocking Time Constant		4.0			ms
C1	DC Blocking Capacitor		0.1			μF
R1	Input Bias Resistor				160	kΩ
POWER DISSIPATION						
I _{CC0}	Standby Current, V _{CC}			0.1	0.4	mA
I _{BB0}	Standby Current, V _{BB}			0.03	0.1	mA
I _{CC1}	Operating Current, V _{CC}			4.5	8.0	mA
I _{BB1}	Operating Current, V _{BB}			4.5	8.0	mA

AC Electrical Characteristics

Unless otherwise noted, the analog input is a 0 dBm0, 1.02 kHz sine wave. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1.02 kHz sine wave through an ideal encoder. All output levels are sin x/x corrected. Limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	Absolute Level	The nominal 0 dBm0 levels for the TP3020 and TP3021 are 1.520 Vrms and 1.525 Vrms respectively. The resulting nominal overload level is 3.096V peak for both devices. All gain measurements for the encode and decode portions of the TP3020/TP3021 are based on these nominal levels after the necessary sin x/x corrections are made.				
G_{RA}	Receive Gain, Absolute TP3020, TP3021 TP3020-1, TP3021-1	$T = 25^\circ\text{C}$, $V_{CC} = 5V$, $V_{BB} = -5V$	-0.125 -0.175		0.125 0.175	dB dB
G_{RAT}	Absolute Receive Gain Variation with Temperature	$T = 0^\circ\text{C}$ to 70°C	-0.05		0.05	dB
G_{RAV}	Absolute Receive Gain Variation with Supply Voltage	$V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$	-0.07		0.07	dB
G_{XA}	Transmit Gain, Absolute TP3020, TP3021 TP3020-1, TP3021-1	$T = 25^\circ\text{C}$, $V_{CC} = 5V$, $V_{BB} = -5V$	-0.325 -0.375		-0.075 -0.025	dB dB
G_{XAT}	Absolute Transmit Gain Variation with Temperature	$T = 0^\circ\text{C}$ to 70°C	-0.05		0.05	dB
G_{XAV}	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$	-0.07		0.07	dB
G_{RAL}	Absolute Receive Gain Variation with Level	CCITT Method 2 Relative to -10 dBm0 0 dBm0 to 3 dBm0 -40 dBm0 to 0 dBm0 -50 dBm0 to -40 dBm0 -55 dBm0 to -50 dBm0	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB
G_{XAL}	Absolute Transmit Gain Variation with Level	CCITT Method 2 Relative to -10 dBm0 0 dBm0 to 3 dBm0 -40 dBm0 to 0 dBm0 -50 dBm0 to -40 dBm0 -55 dBm0 to -50 dBm0	-0.3 -0.2 -0.4 -1.0		0.3 0.2 0.4 1.0	dB dB dB dB
S/D_R	Receive Signal to Distortion Ratio	Sinusoidal Test Method Input Level -30 dBm0 to 0 dBm0 -40 dBm0 -45 dBm0	35 29 25			 dBc dBc dBc
S/D_X	Transmit Signal to Distortion Ratio	Sinusoidal Test Method Input Level -30 dBm0 to 0 dBm0 -40 dBm0 -45 dBm0	35 29 25			 dBc dBc dBc
N_R	Receive Idle Channel Noise	$D_R = \text{Steady State PCM Code}$			6	dBm0
N_X	Transmit Idle Channel Noise	TP3020, (No Signaling) TP3021 (Note 1)			13 -66*	dBm0 dBm0p
HD_R	Receive Harmonic Distortion	2nd or 3rd Harmonic			-47	dB
HD_X	Transmit Harmonic Distortion	2nd or 3rd Harmonic			-47	dB
$PPSR_X$	Positive Power Supply Rejection, Transmit	Input Level = 0V, $V_{CC} = 5.0 V_{DC}$ + 300 mVrms, $f = 1.02 \text{ kHz}$	50			dB

Note 1: Measured by extrapolation from the distortion test result at -50 dBm0 level.

AC Electrical Characteristics (Continued)

Unless otherwise noted, the analog input is a 0 dBm0, 1.02 kHz sine wave. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1.02 kHz sine wave through an ideal encoder. All output levels are sin x/x corrected. Limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typical values specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ\text{C}$.






Symbol	Parameter	Conditions	Min	Typ	Max	Units
PPSR _R	Positive Power Supply Rejection, Receive	$D_R = \text{Steady PCM Code}$, $V_{CC} = 5.0 V_{DC} + 300 \text{ mVrms}$, $F = 1.02 \text{ kHz}$	40			dB
NPSR _X	Negative Power Supply Rejection, Transmit	Input Level = 0V, $V_{BB} = -5.0 V_{DC} + 300 \text{ mVrms}$, $f = 1.02 \text{ kHz}$	50			dB
NPSR _R	Negative Power Supply Rejection, Receive	$D_R = \text{Steady PCM Code}$, $V_{BB} = -5.0 V_{DC} + 300 \text{ mVrms}$, $f = 1.02 \text{ kHz}$	45			dB
CT _{XR}	Transmit to Receive Crosstalk	$D_R = \text{Steady PCM Code}$			-75	dB
CT _{RX}	Receive to Transmit Crosstalk	Transmit Input Level = 0V TP3020 TP3021			-70 -65 (Note 2)	dB dB

Note 2: Theoretical worst-case for a perfectly zeroed encoder with alternating sign bit, due to the decoding law.

Timing Specification Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C by correlation with 100% electrical testing at $T_A = 25^\circ\text{C}$. All other limits are assured by correlation with other production tests and/or product design and characterization. All digital signals referenced to GND. Typical values specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^\circ\text{C}$. All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PC}	Period of Clock	CLK_C, CLK_R, CLK_X	485			ns
t_{RC}, t_{FC}	Rise and Fall Time of Clock	CLK_C, CLK_R, CLK_X			30	ns
t_{WCH}	Width of Clock High	CLK_C, CLK_R, CLK_X	165			ns
t_{WCL}	Width of Clock Low	CLK_C, CLK_R, CLK_X	165			ns
$t_{A/D}$	A/D Conversion Time	From End of Encoder Time Slot to Completion of Conversion			16	Time Slots
$t_{D/A}$	D/A Conversion Time	From End of Decoder Time Slot to Transition of VF_R			2	Time Slots
t_{SDC}	Set-Up Time, D_C to CLK_C		100			ns
t_{HDC}	Hold Time, CLK_C to D_C		100			ns
t_{SFX}	Set-Up Time, FS_X to CLK_X		100			ns
t_{HFX}	Hold Time, CLK_X to FS_X		100			ns
t_{DZX}	Delay Time to Enable D_X on TS Entry	$C_L = 150 \text{ pF}$	25		125	ns
t_{PDX}	Delay Time, CLK_X to D_X	$C_L = 150 \text{ pF}$			125	ns
t_{DXZ}	Delay Time, D_X to High Impedance State on TS Exit	$C_L = 0 \text{ pF}$	50		165	ns
t_{DTSL}	Delay to $\overline{TS}_X$ Low	$0 \leq C_L \leq 150 \text{ pF}$	30		185	ns
t_{DTSH}	Delay to $\overline{TS}_X$ Off	$C_L = 0 \text{ pF}$	30		185	ns
t_{SSX}	Set-Up Time, SIG_X to CLK_X		100			ns
t_{HSX}	Hold Time, CLK_X to SIG_X		100			ns
t_{SFR}	Set-Up Time, FS_R to CLK_R		100			ns
t_{HFR}	Hold Time, CLK_R to FS_R		100			ns
t_{SDR}	Set-Up Time, D_R to CLK_R		40			ns
t_{HDR}	Hold Time, CLK_R to D_R		30			ns
t_{DSR}	Delay Time, CLK_R to SIG_R	$C_L = 100 \text{ pF}$			300	ns

Timing Waveforms



TL/H/5538-2

Functional Description

POWER-UP

Upon application of power, internal circuitry initializes the CODEC and places it into the power-down mode. No sequencing of 5V or -5V is required. In the power-down mode, all non-essential circuits are deactivated, the TRI-STATE PCM data output D_X is placed in the high impedance state and the receive signaling output of the TP3020, SIG_R , is reset to logical zero. Once in the power-down mode, the method of activating the TP3020/TP3021 depends on the chosen mode of operation, time slot assignment or fixed time slot.

TIME SLOT ASSIGNMENT MODE

The time slot assignment mode of operation is selected by maintaining CLK_C in a normally low state. The state of the CODEC is updated by pulsing CLK_C eight times within a period of 125 μ S or less. The falling edge of each clock pulse shifts the data on the D_C input into the CODEC. The first two control bits determine if the subsequent control bits B3-B8 are to specify the time slot for the encoder (B1 = 0), the decoder (B2 = 0) or both (B1 and B2 = 0) or if the CODEC is to be placed into the power-down mode (B1 and B2 = 1). The desired action will take place upon the occurrence of the second frame sync pulse following the first pulse of CLK_C . Assigning a time slot to either the encoder or decoder will automatically power-up the entire CODEC circuit. The D_X output and D_R input, however, will be inhibited for one additional frame to allow the analog circuitry time to stabilize. If separate time slots are to be assigned to the encoder and the decoder, the encoder time slot should be assigned first. This is necessary because up to four frames are required to assign both time slots separately, but only three frames are necessary to activate the D_X output. If the encode time slot has not been updated the PCM data will be outputted during the previously assigned time slot which may now be assigned to another CODEC.

FIXED TIME SLOT MODE

There are several ways in which the TP3020/TP3021 may operate in the fixed time slot mode. The first and easiest method is to leave CLK_C disconnected or to connect CLK_C to V_{CC} . In this situation, D_C behaves as a power-down input. When D_C goes low, both encode and decode time slots are set to one on the second subsequent frame sync pulse. Time slot one corresponds to the eight CLK_X or CLK_R cycles starting one cycle from the nominal leading edge of FS_X or FS_R respectively. As in the time slot assignment mode, the D_X output is inhibited for one additional frame after the circuit is powered up. A logical "1" on D_C powers the CODEC down on the second subsequent FS_X pulse.

A second fixed time slot method is to operate CLK_C continuously. Placing a "1" on D_C will then cause the serial control register to fill up with ones. With B1 and B2 equal to "1" the CODEC will power-down. Placing a "0" on D_C will cause the serial control register to fill up with zeroes, assigning time slot one to both the encoder and decoder and powering up the device. One important restriction with this method of operation is that the rising transition of D_C must occur at least 8 cycles of CLK_C prior to FS_X . If this restriction is not fol-

lowed, it is possible that on the frame prior to power-down, the encoder could be assigned to an incorrect time slot (e.g., 1, 3, 7, 15 or 31), resulting in a possible PCM bus conflict.

SERIAL CONTROL PORT

When the TP3020/TP3021 is operated in the time slot assignment mode or the fixed time slot mode with continuous clock, the data on D_C is shifted into the serial control register, bit 1 first. In the time slot assignment mode, depending on B1 and B2, the data in the RCV or XMT time slot registers is updated at the second FS_R or FS_X pulse after the first CLK_C pulse, or the CODEC is powered down. In the continuous clock fixed time slot mode, the CODEC is powered up or down at every second FS_R or FS_X pulse. The control register data is interpreted as follows:

B1	B2	Action				
0	0	Assign time slot to encoder and decoder				
0	1	Assign time slot to encoder				
1	0	Assign time slot to decoder				
1	1	Power-down CODEC				
B3	B4	B5	B6	B7	B8	Time Slot
0	0	0	0	0	0	1
0	0	0	0	0	1	2
0	0	0	0	1	0	3
0	0	0	0	1	1	4
-	-	-	-	-	-	-
-	-	-	-	-	-	-
-	-	-	-	-	-	-
1	1	1	1	1	0	63
1	1	1	1	1	1	64

During the power-down command, bits 3 through 8 are ignored. Note that with 64 possible time slot assignments it is frequently possible to assign a time slot which does not exist. This can be useful to disable an encoder or decoder without powering down the CODEC.

SIGNALING

The TP3020 μ -law CODEC contains circuitry to insert and extract signaling information for the PCM data. The transmit signaling frame is signified by widening the FS_X pulse from one cycle of CLK_X to two or more cycles.

When this occurs, the data present on the SIG_X input at the eighth clock pulse of the encode time slot is inserted into the last bit of the PCM data stream. A receive signaling frame is indicated in a similar fashion by widening the FS_R pulse to two or more cycles of CLK_R .

During a receive signaling frame, the last PCM bit shifted in is latched into a flip-flop and appears at the SIG_R output. This output will remain unchanged until the next signaling frame, until a power-down is executed or until power is removed from the device. Since the least significant bit of the PCM data is lost during a signaling frame, the decoder interprets the bit as a "1/2" (i.e., half way between a "0" and a "1"). This minimizes the noise and distortion due to the signaling.

Functional Description (Continued)

ENCODING DELAY

The encoding process begins at the start of the encode time slot and is concluded no later than 17 time slots later. In normal applications, this PCM data is not shifted out until the next time slot 125 μ S later, resulting in an encoding delay of 125 μ S. In some applications it is possible to operate the CODEC at a higher frame rate to reduce this delay. With a 2.048 MHz clock, the FS rate could be increased to 15 kHz reducing the delay from 125 μ S to 67 μ S.

DECODING DELAY


The decoding process begins immediately after the end of the decoder time slot. The output of the decoder sample and hold amplifier is updated 28 CLK_R cycles later.

The decoding delay is therefore approximately 28 clock cycles plus one half of a frame time or 81 μ S for a 1.544 MHz system with an 8 kHz frame rate or 76 μ S for a 2.048 MHz system with an 8 kHz frame rate. Again, for some applications the frame rate could be increased to reduce this delay.

TYPICAL APPLICATION

A typical application of the TP3020/TP3021 used in conjunction with the TP3040 PCM filter is shown. The values of resistor R1 and DC blocking capacitor C1, are non-critical. The capacitor value should exceed 0.1 μ F, R1 should not exceed 160 k Ω , and the product $R1 \times C1$ should exceed 4 rms. 0.1 μ F power supply bypass capacitors should be used and placed as close to the device as possible.

Typical Application



$$\text{XMT gain} = 20 \times \log \left(\frac{R3 + R2}{R2} \right) + 3 \text{ dB}$$

$$\text{RCV gain} = 20 \times \log \left(\frac{R4}{R2 + R5} \right) \text{ for each power amplifier}$$

TL/H/5538-5

The power supply decoupling capacitors should be 0.1 μ F. In order to take advantage of the excellent noise performance of the TP3020/TP3021/TP3040, care must be taken in board layout to prevent coupling of digital noise into the sensitive analog lines.

*The external sample/hold capacitor required for use with pin-compatible NMOS CODECs introduces attenuation due to the capacitive divider formed with C1. The SC pin connects VF_x to this sample/hold capacitor (via a 300 Ω resistor) to ensure gain compatibility. The TP3020/TP3021 itself does not require an external sample/hold capacitor.