
SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

- CMOS/EEPROM/EPROM Technologies on a Single Device
 - Mask-ROM Devices for High-Volume Production
- One-Time-Programmable (OTP) EPROM **Devices for Low-Volume Production**
- Reprogrammable-EPROM Devices for **Prototyping Purposes**
- Internal System Memory Configurations
 - On-Chip Program Memory Versions
 - ROM: 4K or 8K Bytes
 - EPROM: 8K Bytes
 - Data EEPROM: 256 Bytes
 - Static RAM: 256 Bytes Usable as Registers
- Flexible Operating Features
 - Low-Power Modes: STANDBY and HALT
 - Commercial, Industrial, and Automotive **Temperature Ranges**
 - Clock Options
 - Divide-by-1 (2 MHz-5 MHz SYSCLK) PLL
 - Divide-by-4 (0.5 MHz-5 MHz SYSCLK)
 - Supply Voltage (V_{CC}) 5 V ±10%
- 16-Bit General-Purpose Timer
 - Software Configurable as
 - a 16-Bit Event Counter, or
 - a 16-Bit Pulse Accumulator, or a 16-Bit Input Capture Function, or Two Compare Registers, or a
 - Self-Contained Pulse-Width-Modulation (PWM) Function
 - Software Programmable Input Polarity
 - 8-Bit Prescaler, Providing a 24-Bit **Real-Time Timer**
- On-Chip 24-Bit Watchdog Timer
 - Mask-ROM Devices: Hard Watchdog, Simple Counter, or Standard Watchdog
- Flexible Interrupt Handling
- Serial Peripheral Interface (SPI)
- Serial Communications Interface 1 (SCI1)
- TMS370 Series Compatibility
 - Register-to-Register Architecture
 - 128 or 256 General-Purpose Registers
 - 14 Powerful Addressing Modes
 - Instructions Upwardly Compatible With All TMS370 Devices



32

31

30 29

28]

26

24

25 B7

22 D6

21 D3

27

XTAL1

T1IC/CR

T1PWM

T1EVT

SPISOMI

SPISIMO

SPICLK

B6 23

B5

- CMOS/TTL Compatible I/O Pins/Packages - All Peripheral Function Pins Software
 - Configurable for Digital I/O

Vcc 9

Α7

A6 11

VSS 12

A5 13

Α4 14

A3 15

A2 16

A1 17

AO 18

D7

D4 20

10

19

- 33 Bidirectional Pins, 1 Input Pin
- 44-Pin Plastic and Ceramic Leaded Chip Carrier (LCC) Packages
- 40-Pin Plastic and Ceramic Dual-In-Line (DIP) Packages
- Workstation/PC-Based Development System
 - C Compiler and C Source Debugger
 - Real-Time In-Circuit Emulation
 - Extensive Breakpoint/Trace Capability
 - Multi-Window User Interface
 - Microcontroller Programmer



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1996, Texas Instruments Incorporated

SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

Pin Descriptions

PIN					
NAME	DIP (40)	PLCC (44)	TYPET	DESCRIPTION	
A0 A1 A2 A3 A4 A5 A6 A7	18 17 16 15 14 13 11 10	20 19 18 17 16 15 13 12	I/O	Port A pins are general-purpose bidirectional I/O ports.	
B0 B1 B2 B3 B4 B5 B6 B7	39 40 1 2 3 23 24 25	44 1 2 3 4 26 27 28	I/O	Port B pins are general-purpose bidirectional I/O ports.	
C0	4	5	I/O	Port C pin is a general-purpose bidirectional I/O port.	
D3 D4 D5 D6 D7	21 20 35 22 19	23 22 40 24 21	I/O	Port D pins are general-purpose bidirectional I/O ports. D3 is also configurable as SYSCLK.	
INT1 INT2 INT3	6 7 8	7 8 9	 /0 /0	External interrupt (non-maskable or maskable) general-purpose input pin External maskable interrupt input/general-purpose bidirectional pin External maskable interrupt input/general-purpose bidirectional pin	
T1IC/CR T1PWM T1EVT	31 30 29	36 35 34	I/O	Timer 1 input-capture/counter-reset input pin/general-purpose bidirectional pin Timer 1 pulse width modulation output pin/general-purpose bidirectional pin Timer 1 external event-input pin/general-purpose bidirectional pin	
SPISOMI SPISIMO SPICLK	28 27 26	32 31 30	I/O	SPI slave output pin, master input pin/general-purpose bidirectional pin SPI slave input pin, master output pin/general-purpose bidirectional pin SPI bidirectional serial clock pin/general-purpose bidirectional pin	
SCITXD SCIRXD SCICLK	38 37 36	43 42 41	I/O	SCI transmit data output pin/general-purpose bidirectional pin [‡] SCI receive data input pin/general-purpose bidirectional pin SCI bidirectional serial clock pin/general-purpose bidirectional pin	
RESET	5	6	I/O	System reset bidirectional pin; as input, RESET initializes microcontroller; as open-drain output, RESET indicates an internal failure was detected by the watchdog or oscillator fault circuit.	
МС	34	39	I	Mode control-input pin. MC enables the EEPROM write-protection override (WPO) mode and EPROM $V_{\mbox{PP}}$	
XTAL2/CLKIN XTAL1	33 32	38 37	I O	Internal oscillator crystal input/external clock source input Internal oscillator output for crystal	
V _{CC}	9	10		Positive supply voltage	
V _{SS}	12	14		Ground reference	
NC		11 25 29 33		No connections	


† I = input, O = output

[‡] The three-pin configuration SCI is referred to as SCI1.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

functional block diagram





SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

description

The TMS370C020A, TMS370C022A, TMS370C320A, TMS370C322A, TMS370C722, and SE370C722 devices are members of the TMS370 family of single-chip 8-bit microcontrollers. Unless otherwise noted, the term TMS370Cx2x refers to these devices. The TMS370 family provides cost-effective real-time system control through integration of advanced peripheral modules and various function on-chip memory configurations.

The TMS370Cx2x family uses high-performance silicon-gate CMOS EPROM and EEPROM technology. Low operating power, wide operating temperature range, and noise immunity of CMOS technology coupled with the high performance and extensive on-chip peripheral functions make the TMS370Cx2x devices attractive in system designs for automotive electronics, industrial motor, computer peripheral controls, telecommunications, and consumer applications.

All TMS370Cx2x devices contain the following on-chip peripheral modules:

- Serial peripheral interface (SPI)
- Serial communications interface 1 (SCI1)
- One 24-bit general-purpose watchdog (WD) timer
- One 16-bit general-purpose timer with an 8-bit prescaler

Table 1 lists memory configurations of the TMS370Cx2x devices.

DEVICE	PROGRAM ME	MORY (BYTES)	DATA MEMO	PIN/PACKAGES	
DEVICE	ROM	EPROM	RAM	EEPROM	PIN/PACKAGES
TMS370C020A	4K	_	256	256	44/FN-PLCC 40/N-DIP 40/NJ‡-PSDIP
TMS370C022A	8K	—	256	256	44/FN-PLCC 40/N-DIP 40/NJ‡-PSDIP
TMS370C320A	4K	—	256	—	44/FN-PLCC 40/N-DIP 40/NJ‡-PSDIP
TMS370C322A	8K	—	256	—	44/FN-PLCC 40/N-DIP 40/NJ‡-PSDIP
TMS370C722	_	8K	256	256	44/FN-PLCC 40/N-DIP 40/NJ [‡] -PSDIP
SE370C722†	_	8K	256	256	44/FZ-CLCC 40/JD-CDIP 40/JC-CSDIP

Table 1. Memory Configurations

† System evaluators and development tools are for use only in a prototype environment, and their reliability has not been characterized.
 ‡ The NJ designator for the 40-pin plastic shrink DIP package was formerly known as N2. The mechanical drawing of the NJ is identical to the N2 package and did not need to be requalified.

The suffix letter A appended to the device names in Table 1 indicates the configuration of the devices. ROM or EPROM devices have different configurations as indicated in Table 2. ROM devices with the suffix letter A are configured through a programmable contact during manufacture.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

description (continued)

DEVICE [†]	WATCHDOG TIMER	CLOCK	LOW-POWER MODE
EPROM without A	Standard	Divide-by-4 (Standard oscillator)	Enabled
	Standard		
ROM A	Hard	Divide-by-4 or Divide-by-1 (PLL)	Enabled or disabled
	Simple		

Table 2. Suffix Letter Configuration

† Refer to the "device numbering conventions" section for device nomenclature and the "device part numbers" section for ordering.

The 4K bytes and 8K bytes of mask-programmable ROM in the TMS370C020, TMS370C022, TMS370C320, and TMS370C322 are replaced in the TMS370C722 and SE370C722 with 8K bytes of EPROM. All other available memory and on-chip peripherals are identical, except there are no data EEPROMs on the TMS370C320 and TMS370C322 devices. OTP (TMS370C722) devices and the reprogrammable device (SE370C722) are available.

TMS370C722 (OTP) devices are in plastic packages. This microcontroller is effective to use for immediate production updates for other members of the TMS370Cx2x family or for low-volume production runs when the mask charge or cycle time for the low-cost mask ROM devices is not practical.

The SE370C722 has a windowed ceramic package to allow reprogramming of the program EPROM memory during the prototyping phase of design. These SE370C722 devices allow quick updates to breadboards and prototype systems while creating multiple initial designs.

The TMS370Cx2x family provides two low-power modes (STANDBY and HALT) for applications where low power consumption is critical. Both modes stop all central processing unit (CPU) activity (that is, no instructions are executed). In the STANDBY mode, the internal oscillator, the general-purpose timer, and the SCI receiver start-bit detection remain active. In the HALT mode, all device activity is stopped. The device retains all RAM data and peripheral configuration bits throughout both low-power modes.

The TMS370Cx2x features advanced register-to-register architecture that allows arithmetic and logical operations without requiring an accumulator (e.g., ADD R24, R47; add the contents of register 24 to the contents of register 47 and store the result in register 47). The TMS370Cx2x family is fully instruction-set-compatible, providing easy transition between members of the TMS370 8-bit microcontroller family.

The SPI provides a convenient method of serial interaction for high speed communications between simpler shift-register type devices, such as display drivers, analog-to-digital (A/D) converter, PLL, I/O expansion, or other microcontrollers in the system.

The TMS370Cx2x devices have two operational modes of serial communications provided by the SCI1 module. The SCI1 allows standard RS-232-C communications with other common data transmission equipment.

The TMS370Cx2x family provides the system designer with an economical, efficient solution to real-time control applications. The TMS370 family extended development system (XDS[™]) and compact development tool (CDT[™]) meet the challenge of efficiently developing the software and hardware required to design the TMS370Cx2x into complex applications. The application source code can be written in assembly and C language, and the output code can be generated by the linker. The TMS370 family XDS development tool communicates through a standard RS-232-C interface with a personal computer. This allows the use of the personal computer editors and software utilities already familiar to the designer. The TMS370 family XDS emphasizes ease-of-use through extensive menus and screen windowing so that a system designer can begin developing software with minimal training. Precise real-time in-circuit emulation and extensive symbolic debug and analysis tools ensure efficient software and hardware implementation as well as a reduced time-to-market cycle.

XDS and CDT are trademarks of Texas Instruments Incorporated.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

central processing unit (CPU)

The TMS370Cx2x device uses the high-performance 8-bit TMS370 CPU module. The 'x2x uses an efficient register-to-register architecture that eliminates the conventional accumulator bottleneck. The complete 'x2x instruction map is shown in Table 17 in the instruction set overview section.


The '370Cx2x CPU architecture provides the following components:

- CPU registers:
 - A stack pointer that points to the last entry in the memory stack
 - A status register that monitors the operation of the instructions and contains the global interrupt-enable bits
 - A program counter that points to the memory location of the next instruction to be executed
- Memory blocks:
 - 256-byte general-purpose RAM that can be used for data memory storage, program instructions, general purpose register, or the stack
 - A peripheral file that provides access to all internal peripheral modules, system-wide control functions, and EEPROM/EPROM programming control
 - 256-byte EEPROM module, that provides in-circuit programmability and data retention in power-off conditions
 - 4K- or 8K-byte ROM or 8K-byte EPROM

Figure 1 illustrates the CPU registers and memory blocks.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996



central processing unit (CPU) (continued)

[†] Reserved means the address space is reserved for future expansion.

‡ Not available means the address space is not accessible.



stack pointer (SP)

The SP is an 8-bit CPU register. Stack operates as a last-in, first-out, read/write memory. Typically the stack is used to store the return address on subroutine calls as well as the status register contents during interrupt sequences.

The SP points to the last entry or top of the stack. The SP is incremented automatically before data is pushed onto the stack and decremented after data is popped from the stack. The stack can be placed anywhere in the on-chip RAM.

status register (ST)

The ST monitors the operation of the instructions and contains the global interrupt-enable bits. The ST includes four status bits (condition flags) and two interrupt-enable bits.


- The four status bits indicate the outcome of the previous instruction; conditional instructions (for example, the conditional-jump instructions) use the status bits to determine program flow.
- The two interrupt-enable bits control the two interrupt levels.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

central processing unit (CPU) (continued)

The ST, status-bit notation, and status-bit definitions are shown in Table 3.



R = read, W = write, 0 = value after reset

program counter (PC)

The contents of the PC point to the memory location of the next instruction to be executed. The PC consists of two 8-bit registers in the CPU: the program counter high (PCH) and program counter low (PCL). These registers contain the most significant byte (MSbyte) and least significant byte (LSbyte) of a 16-bit address.

During reset, the contents of the reset vector (7FFEh, 7FFFh) are loaded into the PC. The PCH (MSbyte of the PC) is loaded with the contents of memory location 7FFEh, and the PCL (LSbyte of the PC) is loaded with the contents of memory location 7FFFh. Figure 2 shows this operation using an example value of 6000h as the contents of the reset vector.




Figure 2. Program Counter After Reset


memory map

The TMS370Cx2x architecture is based on the Von Neuman architecture, where the program memory and data memory share a common address space. All peripheral input/output is memory mapped in this same common address space. As shown in Figure 3, the TMS370Cx2x provides memory-mapped RAM, ROM, EPROM, data EEPROM, I/O pins, peripheral functions, and system-interrupt vectors.

The peripheral file contains all I/O port control, peripheral status and control, EEPROM, EPROM, and system-wide control functions. The peripheral file is located between 1010h to 105Fh and is divided logically into five peripheral file frames of 16 bytes each. Each on-chip peripheral is assigned to a separate frame through which peripheral control and data information is passed.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996



memory map (continued)

[†]Reserved means the address space is reserved for future expansion.

[‡] Not available means the address space is not accessible.



RAM/register file (RF)

Locations within the RAM address space can serve as the RF, general-purpose read/write memory, program memory, or stack instructions. The TMS370Cx2x contains 256 bytes of internal RAM mapped beginning at location 0000h (R0) and continuing through location 00FFh (R255).

The first two registers, R0 and R1, are also called register A and B, respectively. Some instructions implicitly use register A or B; for example, the instruction LDSP (load SP) assumes that the value to be loaded into the stack pointer is contained in register B. Registers A and B are the only registers cleared on reset.

peripheral file (PF)

The TMS370Cx2x control registers contain all the registers necessary to operate the system and peripheral modules on the device. The instruction set includes some instructions that access the PF directly. These instructions designate the register by the number of the PF relative to 1000h, preceded by P0 for a hexadecimal designator or P for a decimal designator. For example, the system-control register 0 (SCCR0) is located at address 1010h; its peripheral file hexadecimal designator is P010, and its decimal designator is P16. Table 4 shows the TMS370Cx2x PF address map.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

peripheral file (PF) (continued)

ADDRESS RANGE	PERIPHERAL FILE DESIGNATOR	DESCRIPTION			
1000h-100Fh	P000-P00F	Reserved			
1010h-101Fh	P010-P01F	System and EPROM/EEPROM control registers			
1020h-102Fh	P020-P02F	Digital I/O port control registers			
1030h-103Fh	P030-P03F	SPI peripheral control registers			
1040h-104Fh	P040-P04F	Timer 1 registers			
1050h-105Fh	P050-P05F	SCI1 peripheral control registers			
1060h-10FFh	P060-P0FF	Reserved			

Table 4. TMS370Cx2x Peripheral File Address Map

data EEPROM

The TMS370Cx2x devices contain 256 bytes of data EEPROM and are memory mapped beginning at location 1F00h and continuing through location 1FFFh. Writing to the data EEPROM module is controlled by the data EEPROM control register (DEECTL) and the write-protection register (WPR). Programming algorithm examples are available in the *TMS370 Family User's Guide* (literature number SPNU127) or the *TMS370 Family Data Manual* (literature number SPNS014B). The data EEPROM features include the following:

- Programming:
 - Bit-, byte-, and block-write/erase modes
 - Internal charge pump circuitry. No external EEPROM programming voltage supply is needed.
 - Control register: Data EEPROM programming is controlled by the DEECTL located in the PF frame beginning at location P01A. See Table 5.
 - In-circuit programming capability. There is no need to remove the device to program it.
- Write protection. Writes to the data EEPROM are disabled during the following conditions.
 - Reset. All programming of the data EEPROM module is halted.
 - Write protection active. There is one write-protect bit per 32-byte EEPROM block.
 - Low-power mode operation
- Write protection can be overridden by applying 12 V to MC.

Table 5. Data EEPROM and Program EPROM Control Registers Memory Map

ADDRESS	SYMBOL	NAME	
P01A	DEECTL	Data EEPROM Control Register	
P01B	—	Reserved	
P01C	EPCTL	Program EPROM Control Register	



program EPROM[†]

The TMS370C722 and SE370C722 devices contain 8K bytes of program EPROM mapped, beginning at location 6000h and continuing through location 7FFFh, as shown in Figure 3. Reading the program EPROM modules is identical to reading other internal memory. During programming, the program EPROM is controlled by the EPROM control register (EPCTL). The program EPROM module features include:

- Programming
 - In-circuit programming capability if V_{PP} is applied to MC
 - Control register: EPROM programming is controlled by the EPROM control register (EPCTL) located in the peripheral file (PF) frame at location P01C as shown in Table 5.
- Write protection: Writes to the program EPROM are disabled under the following conditions:
 - Reset: All programming to the EPROM module is halted
 - Low-power modes
 - 13 V not applied to MC

program ROM[†]

The program ROM consists of 4K or 8K bytes of mask programmable read-only memory (see Table 6). The program ROM is used for permanent storage of data or instructions. Programming of the mask ROM is performed at the time of device fabrication.

Table 6. Program ROM Memory Map

	'x20A	'x22A
ROM size	4K bytes	8K bytes
Memory mapped	7000h-7FFFh	6000h-7FFFh

system reset

The system-reset operation ensures an orderly start-up sequence for the TMS370Cx2x CPU-based device. Three actions can cause a system reset. Two of these actions are internally generated, while one (RESET) is controlled externally. These actions are as follows:

- Watchdog (WD) timer. A watchdog-generated reset occurs if an improper value is written to the WD key
 register, or if the re-initialization does not occur before the watchdog timer timeout. See the TMS370 Family
 User's Guide (literature number SPNU127) or the TMS370 Family Data Manual (literature number
 SPNS014B) for more information.
- Oscillator reset. Reset occurs when the oscillator operates outside the recommended operating range. See the TMS370 Family User's Guide (literature number SPNU127) or the TMS370 Family Data Manual (literature number SPNS014B) for more information.
- External RESET Pin. A low-level signal can trigger an external reset. To ensure a reset, the external signal should be held low for one SYSCLK cycle. Signals of less than one SYSCLK can generate a reset. See the TMS370 Family User's Guide (literature number SPNU127) or the TMS370 Family Data Manual (literature number SPNS014B) for more information.

Once a reset source is activated, the external \overrightarrow{RESET} pin is driven (active) low for a minimum of eight SYSCLK cycles. This allows the 'x2x device to reset external system components. Additionally, if a cold start (V_{CC} is off for several hundred milliseconds) condition or oscillator failure occurs or \overrightarrow{RESET} pin is held low, then the reset logic holds the device in a reset state for as long as these actions are active.

[†] Memory addresses 7FF0h through 7FFFh are reserved for interrupt and reset vectors. Trap vectors, used with TRAP0 through TRAP15 instructions are located between addresses 7FC0h and 7FDFh.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

system reset (continued)

After a reset, the program can check the oscillator fault flag, the cold start flag and the watchdog reset to determine the source of the reset. A reset does not clear these flags. Table 7 lists the reset sources.

REGISTER	ADDRESS	PF	BIT NO.	CONTROL BIT	SOURCE OF RESET
SCCR0	1010h	P010	7	COLD START	Cold (power-up)
SCCR0	1010h	P010	4	OSC FLT FLAG	Oscillator out of range
T1CTL2	104Ah	P04A	5	WD OVRFL INT FLAG	Watchdog timer timeout

Table 7. Reset Sources

Once a reset is activated, the following sequence of events occurs:

- 1. The CPU registers are initialized: ST = 00h, SP = 01h (reset state).
- 2. Registers A and B are initialized to 00h (no other RAM is changed).
- 3. The contents of the LSbyte of the reset vector (07FFh) are read and stored in the PCL.
- 4. The contents of the MSbyte of the reset vector (07FEh) are read and stored in the PCH.
- 5. Program execution begins with an opcode fetch from the address pointed to by the PC.

The reset sequence takes 20 SYSCLK cycles from the time the reset pulse is released until the first opcode fetch. During a reset, RAM contents (except for registers A and B) remain unchanged, and the module control register bits are initialized to their reset state.

RESET must be held low until the clock signal is valid and V_{CC} is within the operating range, when an external reset circuit is connected to RESET. Figure 4 shows a typical reset circuit.




Figure 4. Typical Reset Circuit



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

interrupts

The TMS370 family software-programmable interrupt structure supports flexible on-chip and external-interrupt configurations to meet real-time interrupt-driven application requirements. The hardware-interrupt structure incorporates two priority levels as shown in Figure 5. Interrupt level 1 has a higher priority than interrupt level 2. The two priority levels can be enabled independently by the global-interrupt enable bits (IE1 and IE2) of the status register.

Each system interrupt is configured independently on either the high- or low-priority chain by the application program during system initialization. Within each interrupt chain, the interrupt priority is fixed by the position of the system interrupt. However, since each system interrupt is configured selectively on either the high- or low-priority interrupt chain, the application program can elevate any system interrupt to the highest priority. Arbitration between the two priority levels is performed within the CPU. Arbitration within each of the priority chains is performed within the peripheral modules to support interrupt expansion to future modules. Pending interrupts are serviced upon completion of current instruction execution, depending on their interrupt mask and priority conditions.

The TMS370Cx2x has seven hardware system interrupts (plus RESET) as shown in Table 8. Each system interrupt has a dedicated interrupt vector located in program memory through which control is passed to the interrupt service routines. A system interrupt can have multiple interrupt sources (e.g., SCI RXNT has two interrupt sources). All of the interrupt sources are individually maskable by local interrupt-enable control bits in the associated peripheral file. Each interrupt source FLAG bit is individually readable for software polling or for determining which interrupt source generated the associated system interrupt.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

interrupts (continued)




Figure 5. Interrupt Control

Four of the system interrupts are generated by on-chip peripheral functions, and three external interrupts are supported. Software configuration of the external interrupts is performed through the INT1, INT2, and INT3 control registers in peripheral file frame 1. Each external interrupt is individually software configurable for input polarity (rising or falling) for ease of system interface. External interrupt INT1 is software configurable as either a maskable or non-maskable interrupt. When INT1 is configured as non-maskable, it cannot be masked by the individual- or global-enable mask bits. The INT1 NMI bit is protected during non-privileged operation and therefore should be configured during the initialization sequence following reset. To maximize pin flexibility, external interrupts INT2 and INT3 can be software configured as general-purpose input/output pins if the interrupt function is not required (INT1 can be similarly configured as an input pin).



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

interrupts (continued)

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	VECTOR ADDRESS	PRIORITY
External RESET Watchdog Overflow Oscillator Fault Detect	COLD START WD OVRFL INT FLAG OSC FLT FLAG	RESET [‡]	7FFEh, 7FFFh	1
External INT1	INT1 FLAG	INT1‡	7FFCh, 7FFDh	2
External INT2	INT2 FLAG	INT2‡	7FFAh, 7FFBh	3
External INT3	INT3 FLAG	імтз‡	7FF8h, 7FF9h	4
SPI RX/TX Complete	SPI INT FLAG	SPIINT	7FF6h, 7FF7h	5
Timer 1 Overflow Timer 1 Compare 1 Timer 1 Compare 2 Timer 1 External Edge Timer 1 Input-Capture Watchdog Overflow	T1 OVRFL INT FLAG T1C1 INT FLAG T1C2 INT FLAG T1EDGE INT FLAG T1IC INT FLAG WD OVRFL INT FLAG	T1INT§	7FF4h, 7FF5h	6
SCI RX Data Register Full SCI RX Break Detect	RXRDY FLAG BRKDT FLAG	RXINT [‡]	7FF2h, 7FF3h	7
SCI TX Data Register Empty	TXRDY FLAG	TXINT	7FF0h, 7FF1h	8

Table 8. Hardware System Interrupts

[†] Relative priority within an interrupt level.

[‡] Releases microcontroller from STANDBY and HALT low-power modes.

§ Releases microcontroller from STANDBY low-power mode.

privileged operation and EEPROM write-protection override

The TMS370Cx2x family enables the designer to software-configure the system and peripherals to meet the requirements of a broad variety of applications. The non-privileged mode of operation ensures the integrity of the system configuration once defined for an end application. Following a hardware reset, the TMS370Cx2x operates in the privileged mode where all peripheral file registers have unrestricted read/write access and the application program configures the system during the initialization sequence following reset. As the last step of system initialization, the PRIVILEGE DISABLE bit (SCCR2.0) is set to 1, causing the device to enter the non-privileged mode, thus disabling write operations to specific configuration control bits within the peripheral file. The system configuration bits listed in Table 9 are write-protected during the non-privileged mode and must be configured by software prior to exiting the privileged mode.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

privileged operation and EEPROM write-protection override (continued)

REG	ISTER [†]			
NAME	LOCATION	CONTROL BIT		
SCCR0	P010.5 P010.6	PF AUTO WAIT OSC POWER		
SCCR1	P011.2 P011.4	MEMORY DISABLE AUTOWAIT DISABLE		
SCCR2	P012.0 P012.1 P012.3 P012.4 P012.6 P012.7	PRIVILEGE DISABLE INT1 NMI CPU STEST BUS STEST PWRDWN/IDLE HALT/STANDBY		
SCIPRI	P05F.4 P05F.5 P05F.6 P05F.6	SCI ESPEN SCI RX PRIORITY SCI TX PRIORITY SCI STEST		
T1PRI	P04F.6 P04F.7	T1 PRIORITY T1 STEST		
SPIPRI	P03F.5 P03F.6 P03F.7	SPI ESPEN SPI PRIORITY SPI STEST		

Table 9. Privileged Bits

[†] The privileged bits are shown in a bold typeface in Table 11.

The WPO mode provides an external hardware method of overriding the WPR of data EEPROM on the TMS370Cx2x. WPO mode is entered by applying a 12-V input to the MC pin after the RESET pin input goes high. The high voltage on the MC pin during the WPO mode is not the programming voltage for the data EEPROM or program EPROM. All EEPROM programming voltages are generated on-chip. The WPO mode provides hardware system level capability to modify the personality or calibration information in the data EEPROM while the device remains in the application, but only while a 12-V external input is present on the MC pin (normally not available in the end application except in a service or diagnostic environment).

low-power operating modes

The TMS370Cx2x devices have two low-power modes (STANDBY and HALT) and an IDLE mode. For mask-ROM devices, low-power modes can be disabled permanently through a programmable contact when the mask is manufactured.

The STANDBY and HALT low-power modes significantly reduce power consumption by reducing or stopping the activity of the various on-chip peripherals when processing is not required. Each of the low-power modes is entered by executing the IDLE instruction when the PWRDWN/IDLE bit in SCCR2 has been set to 1. The HALT/STANDBY bit in SCCR2 controls the low-power mode selection.

In the STANDBY mode (HALT/STANDBY = 0), all CPU activity and most peripheral module activity stops; however, the oscillator, internal clocks, timer 1, and receive start-bit detection circuit of the SCI1 remain active. System processing is suspended until a qualified interrupt (hardware RESET, external interrupt on INT1, INT2, INT3, timer 1 interrupt, or low level on the receive pin of the SCI1) is detected.

In the HALT mode (HALT/STANDBY = 1), the TMS370Cx2x is in its lowest power consumption mode. The oscillator and internal clocks are stopped, causing all internal activity to be halted. System activity is suspended until a qualified interrupt (hardware RESET, external interrupt on the INT1, INT2, INT3, or low level on the receive pin of the SCI1) is detected. The power-down mode-selection bits are summarized in Table 10.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

low-power operating modes (continued)

POWER-DOWN	CONTROL BITS	
PWRDWN/IDLE (SCCR2.6)	HALT/STANDBY (SCCR2.7)	MODE SELECTED
1	0	STANDBY
1	1	HALT
0 xt		IDLE

Table 10. Low-Power/Idle Control Bits

† Don't care

When low-power modes are disabled through a programmable contact, writing to the SCCR2.6-7 bits is ignored. In addition, if an IDLE instruction is executed when low-power modes are disabled, the device always enters the IDLE mode.

To provide a method for always exiting low-power modes for mask-ROM devices, INT1 is enabled automatically as a nonmaskable interrupt (NMI) during low-power modes when the hard watchdog mode is selected. This means that the NMI always is generated, regardless of the interrupt enable flags.

The following information is preserved throughout both the STANDBY and HALT modes: RAM (register file), CPU registers (SP, PC, and ST), I/O pin direction and output data, and status registers of all on-chip peripheral functions. Since all CPU instruction processing is stopped during the STANDBY and HALT modes, the clocking of the WD timer is inhibited.

clock modules

The 'x2x family provides two clock options that are referred to as divide-by-1 (phase-locked loop) and divide-by-4 (standard oscillator). Both the divide-by-1 and divide-by-4 options are configurable during the manufacturing process of a TMS370 MCU. The 'x2x masked ROM devices offer both options to meet system engineering requirements. Only one of the two clock options is allowed on each ROM device.

The divide-by-1 clock module option provides reduced electromagnetic interference (EMI) with no added cost.

The divide-by-1 provides a one-to-one match of the external resonator frequency (CLKIN) to the internal system clock (SYSCLK) frequency, whereas the divide-by-4 produces a SYSCLK which is one-fourth the frequency of the external resonator. Inside of the divide-by-1 module, the frequency of the external resonator is multiplied by four, and the clock module then divides the resulting signal by four to provide the four-phased internal system clock signals. The resulting SYSCLK is equal to the resonator frequency. These are formulated as follows:

Divide-by-4 option : SYSCLK =
$$\frac{\text{external resonator frequency}}{4} = \frac{\text{CLKIN}}{4}$$

Divide-by-1 option : SYSCLK = $\frac{\text{external resonator frequency} \times 4}{4} = \text{CLKIN}$

The main advantage of a divide-by-1 oscillator is the improved EMI performance. The harmonics of low-speed resonators extend through fewer of the emissions spectrum than the harmonics of faster resonators. The divide-by-1 reduces the resonator speed by four, and this results in a steeper decay of emissions produced by the oscillator.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

system configuration registers

Table 11 contains peripheral file frame 1 system configuration and control register functions for controlling EEPROM programming. The privileged bits are shown in bold typeface and shaded.

									_
PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MC PIN WPO	MC PIN DATA	-	μΡ/μC MODE	SCCR0
P011			-	AUTOWAIT DISABLE	-	MEMORY DISABLE	-	_	SCCR1
P012	HALT/ STANDBY	PWRDWN/ IDLE	-	BUS STEST	CPU STEST	-	INT1 NMI	PRIVILEGE DISABLE	SCCR2
P013									
to				Rese	erved				
P016			-						
P017	INT1 FLAG	INT1 PIN DATA	-	—	-	INT1 POLARITY	INT1 PRIORITY	INT1 ENABLE	INT1
P018	INT2 FLAG	INT2 PIN DATA	_	INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	INT2
P019	INT3 FLAG	INT3 PIN DATA	_	INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY	INT3 PRIORITY	INT3 ENABLE	ІМТЗ
P01A	BUSY	_	_		_	AP	VV1 VV0	EXE	DEECTL
P01B				Rese	erved				
P01C	BUSY	VPPS	_	_	_	_	W0	EXE	EPCTL
P01D P01E P01F	E Reserved]	

Table 11. Peripheral File Frame 1: System Configuration and Control Registers[†]

[†] Privileged bits are shown in bold typeface.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

peripheral file frame 2

Peripheral file frame 2 contains the digital I/O pin configuration and control registers. Table 12 and Table 13 detail the specific addresses, registers, and control bits within the peripheral file frame.




Table 12. Peripheral File Frame 2: Digital Port Control Registers

[†] To configure pin D3 as SYSCLK, set port D control register 2 = 08h.

Table 13. Port Configuration Register Setup

PORT	PIN	abcd 00q1	abcd 00y0		
A	0-7	Data out q	Data in y		
В	0-7	Data out q	Data in y		
С	0	Data out q	Data in y		
D	3-7	Data out q	Data in y		
a = Port × Control Register 1 [‡] b = Port × Control Register 2 c = Data d = Direction					

[‡]DPORT only



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

programmable timer 1

The programmable timer module of the TMS370Cx2x provides the enhanced timer resources required to perform real-time system control. The Timer 1 module contains the general-purpose timer T1 and the watchdog (WD) timer. The two independent 16-bit timers (T1 and WD) allow program selection of input clock sources (real-time, external event, or pulse-accumulate) with multiple 16-bit registers (input-capture and compare) for special timer function control. The timer 1 module includes three external device pins that can be used for multiple counter functions (operation-mode dependent), or used as general-purpose I/O pins. The T1 module is shown in Figure 6.




Figure 6. Timer 1 Block Diagram

- Three T1 I/O pins
 - T1IC/CR: T1 input capture / counter-reset input pin, or general-purpose bidirectional I/O pin
 - T1PWM: T1 pulse-width-modulation (PWM) output pin, or general-purpose bidirectional I/O pin
 - T1EVT: T1 event input pin, or general-purpose bidirectional I/O pin
- Two operational modes:
 - Dual-compare mode: Provides PWM signal
 - Capture/compare mode: Provides input capture pin
- One 16-bit general-purpose resettable counter
- One 16-bit compare register with associated compare logic
- One 16-bit capture/compare register, which, depending on the mode of operation, operates as either capture or compare register
- One 16-bit WD counter can be used as an event counter, a pulse accumulator, or an interval timer if WD feature is not needed.
- Prescaler/clock sources that determine one of eight clock sources for general-purpose timer



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

programmable timer 1 (continued)

- Selectable edge-detection circuitry that, depending on the mode of operation, senses active transitions on the input capture pins (T1IC/CR)
- Interrupts that can be generated on the occurrence of:
 - A capture
 - A compare equal
 - A counter overflow
 - An external edge detection
- Sixteen T1 module control registers located in the PF frame beginning at address P040

The T1 module control registers are listed in Table 14.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

programmable timer 1 (continued)

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0] R		
	Modes: Dual	-Compare and	l Capture/Cor	npare							
P040	Bit 15		Т	1Counter MSb	yte			Bit 8	ד [
P041	Bit 7		Т	T1 Counter LSbyte Bit 0							
P042	Bit 15		Com	pare Register N	∕ISbyte			Bit 8	٦		
P043	Bit 7		Com	pare Register I	LSbyte			Bit 0			
P044	Bit 15		Capture/0	Compare Regis	ster MSbyte			Bit 8	-		
P045	Bit 7		Capture/	Compare Regis	ster LSbyte			Bit 0			
P046	Bit 15		Watc	hdog Counter I	VISbyte			Bit 8	١		
P047	Bit 7		Wato	hdog Counter	LSbyte			Bit 0			
P048	Bit 7		-	atchdog Reset	Key			Bit 0	١		
P049	WD OVRFL TAP SEL [†]	WD INPUT SELECT2 [†]	WD INPUT SELECT1 [†]	WD INPUT SELECTO [†]	_	T1 INPUT SELECT2	T1 INPUT SELECT1	T1 INPUT SELECT0	T		
P04A	WD OVRFL RST ENA [†]	WD OVRFL INT ENA	WD OVRFL INT FLAG	T1 OVRFL INT ENA	T1 OVRFL INT FLAG	_	_	T1 SW RESET	T		
	Mode: Dual-	Compare							1		
04B	T1EDGE INT FLAG	T1C2 INT FLAG	T1C1 INT FLAG	-	-	T1EDGE INT ENA	T1C2 INT ENA	T1C1 INT ENA	Т		
904C	T1 MODE=0	T1C1 OUT ENA	T1C2 OUT ENA	T1C1 RST ENA	T1CR OUT ENA	T1EDGE POLARITY	T1CR RST ENA	T1EDGE DET ENA	Т		
	Mode: Captu	ire/Compare							1		
904B	T1EDGE INT FLAG	-	T1C1 INT FLAG	-	-	T1EDGE INT ENA	-	T1C1 INT ENA	_		
P04C	T1 MODE = 1	T1C1 OUT ENA	_	T1C1 RST ENA	_	T1EDGE POLARITY	_	T1EDGE DET ENA	T		
	Modes: Dual	-Compare and	l Capture/Cor	npare							
04D	-	-	-	\rightarrow	T1EVT DATA IN	T1EVT DATA OUT	T1EVT FUNCTION	T1EVT DATA DIR	Т		
904E	T1PWM DATA IN	T1PWM DATA OUT	T1PWM FUNCTION	T1PWM DATA DIR	T1IC/CR DATA IN	T1IC/CR DATA OUT	T1IC/CR FUNCTION	T1IC/CR DATA DIR	T		
904F	T1 STEST	T1 PRIORITY	_	_	_			_	Т		

Table 14. Timer Module Register Memory Map


[†] Once the WD OVRFL RST ENA bit is set, these bits cannot be changed until a reset; this applies only to the standard watchdog and to simple counter. In the hard watchdog, these bits can be modified at any time; the WD INPUT SELECT2 bits are ignored.

programmable timer 1 (continued)

Figure 7 shows the Timer 1 capture/compare mode block diagram. The annotations on the diagram identify the register and the bit(s) in the PF. For example, the actual address of T1CTL2.0 is 104Ah, bit 0, in the T1CTL2 register.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996





programmable timer 1 (continued)

Figure 8 shows the Timer 1 dual-compare mode block diagram. The annotations on the diagram identify the register and the bit(s) in the peripheral frame. For example, the actual address of T1CTL2.0 is 104Ah, bit 0, in the T1CTL2 register.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996




Figure 8. Dual-Compare Mode

programmable timer 1 (continued)

The TMS370Cx2x device includes a 24-bit WD timer, contained in the T1 module, which can be programmed as an event counter, pulse accumulator, or interval timer if the watchdog function is not used. The WD monitors software and hardware operation, and implements a system reset when the WD counter is not serviced properly (WD counter overflow or WD counter is re-initialized by an incorrect value). The WD can be configured as one of the three mask options as follows: standard watchdog, hard WD, or simple counter.

- Standard watchdog configuration (see Figure 9) for 'C722 EPROM and mask-ROM devices:
 - Watchdog mode
 - Ten different WD overflow rates ranging from 6.55 ms to 3.35 s at 5-MHz SYSCLK
 - A WD reset key (WDRST) register clears the watchdog counter (WDCNTR) when a correct value is written.
 - Generates a system reset if an incorrect value is written to the watchdog reset key or if the counter overflows
 - A watchdog overflow flag (WD OVRFL INT FLAG) bit indicates whether the WD timer initiated a system reset.
 - Non-watchdog mode



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

Watchdog timer can be configured as an event counter, pulse accumulator or an interval timer.




Figure 9. Standard Watchdog

programmable timer 1 (continued)

_

- Hard watchdog configuration (see Figure 10) for 'C722 EPROM and mask-ROM devices:
 - Eight different WD overflow rates ranging from 26.2 ms to 3.35 s at 5-MHz SYSCLK
 - A WD reset key (WDRST) register clears the watchdog counter (WDCNTR) when a correct value is written.
 - Generates a system reset if an incorrect value is written to the WDRST or if the counter overflows
 - A WD overflow flag (WD OVRFL INT FLAG) bit indicates whether the WD timer initiated a system reset.
 - Automatic activation of the WD timer upon power-up reset
 - INT1 is enabled as a nonmaskable interrupt during low power modes.




Figure 10. Hard Watchdog



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

programmable timer 1 (continued)

- Simple counter configuration (see Figure 11) for mask-ROM devices only
 - Simple counter can be configured as an event counter, pulse accumulator, or internal timer.




Figure 11. Simple Counter

serial peripheral interface

The SPI is a high-speed synchronous serial I/O port that allows a serial bit stream of programmed length (1 to 8 bits) to be shifted into and out of the device at a programmable bit transfer rate. The SPI normally is used for communications between the microcontroller and external peripherals or another microcontroller. Typical applications include external I/O or peripheral expansion by way of devices such as shift registers, display drivers, and A/D converters. Multi-device communications are supported by the master/slave operation of the SPI. The SPI module features include the following:

- Three external pins
 - SPISOMI: SPI slave output/master input pin or general-purpose bidirectional I/O pin
 - SPISIMO: SPI slave input/master output pin or general-purpose bidirectional I/O pin
 - SPICLK: SPI serial clock pin or general-purpose bidirectional I/O pin
- Two operational modes: Master and slave
- Eight programmable baud rates
 - Maximum baud rate in master mode: 2.5M bps at 5 MHz SYSCLK

SPI BAUD RATE =
$$\frac{\text{SYSCLK}}{2 \times 2^{\text{b}}}$$

where b=bit rate in SPICCR.5-3 (range 0-7)

- Maximum baud rate in slave mode: 625K bps at 5 MHz SYSCLK
 - SPI BAUD RATE < SYSCLK/8
- Data word format: one to eight data bits
- Simultaneous receiver and transmitter operations (transmit function can be disabled in software)



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

serial peripheral interface (continued)

- Transmitter and receiver operations occur through interrupt-driven or polled algorithms.
- Seven SPI module control registers located in control register frame beginning at address P030h

The SPI module control registers are listed in Table 15.

									1
PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
P030	SPI SW RESET	CLOCK POLARITY	SPI BIT RATE2	SPI BIT RATE1	SPI BIT RATE0	SPI CHAR2	SPI CHAR1	SPI CHAR0	SPICCR
P031	RECEIVER OVERRUN	SPI INT FLAG	_	_	_	MASTER/ SLAVE	TALK	SPI INT ENA	SPICTL
P032									1
to				Rese	erved				
P036									
P037	RCVD7	RCVD6	RCVD5	RCVD4	RCVD3	RCVD2	RCVD1	RCVD0	SPIBUF
P038				Rese	erved				1
P039	SDAT7	SDAT6	SDAT5	SDAT4	SDAT3	SDAT2	SDAT1	SDAT0	SPIDAT
P03A to P03C				Rese	erved				
P03D	_	—	_	_	SPICLK DATA IN	SPICLK DATA OUT	SPICLK FUNCTION	SPICLK DATA DIR	SPIPC1
P03E	SPISIMO DATA IN	SPISIMO DATA OUT	SPISIMO FUNCTION	SPISIMO DATA DIR	SPISOMI DATA IN	SPISOMI DATA OUT	SPISOMI FUNCTION	SPISOMI DATA DIR	SPIPC2
P03F	SPI STEST	SPI PRIORITY	SPI ESPEN	_	_	_	_	_	SPIPRI

Table 15. SPI Module Control Register Memory Map

serial peripheral interface (continued)

The SPI block diagram is listed in Figure 12.



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996




Figure 12. SPI Block Diagram

serial communications interface 1 (SCI1)

The TMS370x2x devices include a serial communications interface 1 (SCI1) module. The SCI1 module supports digital communications between the TMS370 devices and other asynchronous peripherals, and uses the standard non-return-to-zero (NRZ) format. The SCI1's receiver and transmitter are double buffered, and each has separate enable and interrupt bits. Both can operate independently or simultaneously in the full-duplex mode. To ensure data integrity, the SCI1 checks received data for break detection, parity, overrun, and framing errors. The bit rate (baud) is programmable to over 65,000 speeds through a 16-bit baud-select register.

serial communications interface 1 (SCI1) (continued)

Features of the SCI1 module include:

- Three external pins:
 - SCITXD: SCI transmit output pin or general purpose bidirectional I/O pin
 - SCIRXD: SCI receive input pin or general purpose bidirectional I/O pin
 - SCICLK: SCI bidirectional serial clock pin, or general purpose bidirectional I/O pin

† Isosynchronous = Isochronous



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

- Two communications modes: asynchronous and isosynchronous[†]
- Baud rate: 64K programmable rates
 - Asynchronous mode: 3 bps to 156K bps at 5 MHz SYSCLK

ASYNCHRONOUS BAUD = $\frac{\text{SYSCLK}}{(\text{BAUD REG + 1}) \times 32}$

Isosynchronous mode: 39 bps to 2.5M bps at 5 MHz SYSCLK

ISOSYNCHRONOUS BAUD =
$$\frac{\text{SYSCLK}}{(\text{BAUD REG} + 1) \times 2}$$

- Data word format
 - One start bit
 - Data word length programmable from 1 to 8 bits
 - Optional even/odd/no parity bit
 - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: Idle-line and address bit
- Half or full-duplex operation
- Double-buffered receive and transmit functions
- Interrupt driven or polled algorithms with status flags control transmitter (TX) and receiver (RX) operations.
 - Transmitter: TXRDY flag (transmitter buffer register is ready to receive another character) and TX EMPTY flag (transmitter shift register is empty)
 - Receiver: RXRDY flag (receive buffer register ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR monitoring four interrupt conditions
 - Separate enable bits for transmitter and receiver interrupts
 - NRZ (non-return-to-zero) format
- Eleven SCI1 module control registers are located in control register frame beginning at address P050h.

serial communications interface 1 (SCI1) (continued)

The SCI1 module control registers are listed in Table 16.

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
P050	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS IDLE WUP	SCI CHAR2	SCI CHAR1	SCI CHAR0	SCICCR
P051	—	—	SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA	SCICTL
P052	Bit 15		E	Baud Rate Sele	ct Register MS	3		Bit 8	BAUD MSB
P053	Bit 7			Baud Rate Sele	ct Register LSE	3		Bit 0	BAUD LSB

Table 16. Peripheral File Frame 5: SCI1 Module Control Registers[†]



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

P054	TXRDY	TX EMPTY	_	_	_	_	_	SCI TX INT ENA	TXCTL
P055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	SCI RX INT ENA	RXCTL
P056				Rese	erved				
P057				Receive Data	Buffer Register				RXBUF
P058				Rese	erved				
P059	Transmit Data Buffer Register								
P05A									
P05B				Rese	erved				
P05C									
P05D		_	—		SCICLK DATA IN	SCICLK DATA OUT	SCICLK FUNCTION	SCICLK DATA DIR	SCIPC1
P05E	SCI TXD DATA IN	SCI TXD DATA OUT	SCI TXD FUNCTION	SCI TXD DATA DIR	SCI RXD DATA IN	SCI RXD DATA OUT	SCI RXD FUNCTION	SCI RXD DATA DIR	SCIPC2
P05F	SCI STEST	SCI TX PRIORITY	SCI RX PRIORITY	SCI ESPEN	—	_	_	_	SCIPRI

[†] Privileged bits are shown in bold typeface.

serial communications interface 1 (SCI1) (continued)

The SCI1 module block diagram is illustrated in Figure 13.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996




Figure 13. SCI1 Block Diagram

instruction set overview

Table 17 provides an opcode-to-instruction cross reference of all 73 instructions and 274 opcodes of the '370Cx2x instruction set. The numbers at the top of this table represent the most significant nibble (MSN) of the opcode while the numbers at the left side of the table represent the least significant nibble (LSN). The instruction of these two opcode nibbles contains the mnemonic, operands, and byte/cycle particular to that opcode.

For example, the opcode B5h points to the CLR A instruction. This instruction contains one byte and executes in eight SYSCLK cycles.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

LL.	LDST n 2/6	MOV #ra[SP],A 2/7	MOV A,*ra[SP] 2/7	CMP *n[SP],A 2/8	extend inst,2 opcodes		1/6	MOV #n,Pd 3/10	SETC 1/7	RTS 1/9	RTI 1/12	PUSH ST 1/8
ш	TRAP 15 1/14	TRAP 14 1/14	TRAP 13 1/14	TRAP 12 1/14	TRAP 11 1/14	TRAP 10 1/14	TRAP 9 1/14	TRAP 8 1/14	TRAP 7 1/14	TRAP 6 1/14	TRAP 5 1/14	TRAP 4 1/14
۵	MOV A,Rd 2/7	MOV B,Rd 2/7	DEC Rd 2/6	INC Rd 2/6	INV Rd 2/6	CLR Rn 2/6	XCHB Rn 2/8	SWAP Rn 2/9	PUSH Rd 2/7	POP Rd 2/7	DJNZ Rd,#ra 3/8	COMPL Rd 2/6
U	MOV A,B 1/9		DEC B 1/8	INC B 1/8	INV B 1/8	CLR B 1/8	XCHB A / TST B 1/10	SWAP B 1/11	PUSH B 1/9	POP B 1/9	DJNZ B,#ra 2/10	COMPL B 1/8
в	CLRC / TST A 1/9		DEC A 1/8	INC A 1/8	NV A 1/8	CLR A 1/8	XCHB A 1/10	SWAP A 1/11	PUSH A 1/9	POP A 1/9	DJNZ A,#ra 2/10	COMPL A 1/8
۲			MOV Ps,Rd 3/10	AND #n,Pd 3/10	OR #n,Pd 3/10	XOR #n,Pd 3/10	BTJO #n,Pd,ra 4/11	BTJZ #n,Pd,ra 4/11	MOVW #16[B],Rpd 4/15	JMPL *lab[B] 3/11	MOV *lab[B],A 3/12	MOV A,*lab[B] 3/12
6		MOV Ps,B 2/7		AND B, Pd 2/9	OR B,Pd 2/9	XOR B, Pd 2/9	BTJO B,Pd,ra 3/10	BTJZ B,Pd,ra 3/10	MOVW Rs,Rd 3/12	JMPL •Rp 2/8	MOV *Rp,A 2/9	MOV A, *Rp 2/9
80	MOV Ps,A 2/8			AND A,Pd 2/9	OR A,Pd 2/9	XOR A,Pd 2/9	BTJO A,Pd,ra 3/11	BTJZ A,Pd,ra 3/10	MOVW #16,Rd 4/13	JMPL lab 3/9	MOV & lab,A 3/10	MOV A, & lab 3/10
7	INCW #ra,Rd 3/11	MOV Rs,Pd 3/10	MOV #n,Rd 3/8	AND #n,Rd 3/8	OR #n,Rd 3/8	XOR #n,Rd 3/8	BTJO #n,Rd,ra 4/10	BTJZ #n,Rd,ra 4/10	ADD #n,Rd 3/8	ADC #n,Rd 3/8	SUB #n,Rd 3/8	SBB #n _. Rd 3/8
9			MOV B,A 1/8	AND B,A 1/8	0R B,A 1/8	XOR B,A 1/8	BTJO B,A,ra 2/10	BTJZ B,A,ra 2/10	ADD B,A 1/8	ADC B,A 1/8	SUB B,A 1/8	SBB B,A 1/8
£		MOV B,Pd 2/8	MOV #n _. B 2/6	AND #n,B 2/6	OR #n _. B 2/6	XOR #n,B 2/6	B'LJO #n,B,ra 3/8	BTJZ #n,B,ra 3/8	ADD #n _. B 2/6	ADC #n,B 2/6	SUB #n,B 2/6	SBB #n,B 2/6
4			MOV Rs,Rd 3/9	AND Rs _. Rd 3/9	OR Rs _. Rd 3/9	XOR Rs,Rd 3/9	BTJO Rs,Rd,ra 4/11	BTJZ Rs,Rd,ra 4/11	ADD Rs,Rd 3/9	ADC Rs,Rd 3/9	SUB Rs,Rd 3/9	SBB Rs,Rd 3/9
e			MOV Rs,B 2/7	AND Rs,B 2/7	OR Rs,B 2/7	XOR Rs,B 2/7	BTJO Rs,B,ra 3/9	BrJZ Rs,B,ra 3/9	ADD Rs,B 2/7	ADC Rs,B 2/7	SUB Rs.B 2/7	SBB Rs,B 2/7
0		MOV A, Pd 2/8	MOV #n,A 2/6	AND #n,A 2/6	OR #n,A 2/6	XOR #n,A 2/6	BTJO #n,A,ra 3/8	BTJZ #n,A,ra 3/8	ADD #n,A 2/6	ADC #n,A 2/6	SUB #n,A 2/6	SBB #n,A 2/6
-			MOV Rs,A 2/7	AND Rs,A 2/7	OR Rs,A 2/7	XOR Rs,A 2/7	BTJO Rs,A,ra 3/9	BTJZ Rs.,A,ra 3/9	ADD Rs,A 2/7	ADC Rs,A 2/7	SUB Rs,A 2/7	SBB Rs,A 2/7
0	JMP #ra 2/7	JN ra 2/5	JZ ra 2/5	JC ra 2/5	JP ra 2/5	JPZ ra 2/5	JNZ ra 2/5	JNC ra 2/5	JV ra 2/5	JL ra 2/5	JLE ra 2/5	JHS ra 2/5
	1 2 3 4 5 6 7 8 9 A B C D E	1 2 3 4 5 6 7 8 9 A B C D E 10 10 10 10 10 10 10 16 15 3/11 2/8 1/9 1/9 1/9 2/7 1/14	1 2 3 4 5 6 7 8 9 A B C D E Nov Mov Mov Mov Mov TSTA A,B CLRC / Mov Mov TRAP 115 114 Nov Mov Mov Mov Mov Mov TSTA A,B A,Rd 15 114 2.16 2.16 2.16 Ps,B Mov TRAP 119 119 217 1114 2.16 2.16 2.16 2.17 1114 1114 1114	1 2 3 4 5 6 7 8 9 A B C D E 1 1 2 1	1 2 3 4 5 6 7 8 9 A B C D E 1 2 1	1 2 3 4 5 6 7 8 9 A B C D E 1						

Table 17. TMS370 Family Opcode/Instruction Map[†]

1000

JOZ



Table 17. TMS370 Family Opcode/Instruction Map[†] (Continued)

	u.	POP ST 1/8	LDSP 1/7	STSP 1/8	NOP 7/1	DIV Rn.A 3/14-63															
	ш	TRAP 3 1/14	TRAP 2 1/14	TRAP 1 1/14	TRAP 0 1/14	MOV/V *n[Rn] 4/15	JMPL *n[Rn] 4/16	MOV	*n[Rn],A 4/17	MOV	A,*n[Rn] 4/16	2	*n[Rn]	4) 10	CMP	4/18		CALL *n[Rn]	4/20	CALLR *n[Rn]	4/22
	٥	RR Rd 2/6	RRC Rd 2/6	RL Rd 216	RLC Rd 2/6	ø	Ø		×		B		ο		C	2		ш		ц	
	O	RR E 1/8	RRC B 1/8	RL B 1/8	RLC B 1/8	F4	F4		F4		F4		F4			t		F4		F4	
	Ш	RR A 1/8	RRC A 1/8	RL A 1/8	RLC A 1/8	tions (F4xx):															
	A	BR *lab[B] 3/11	CMP *lab[B],A 3/13	CALL *lab[B] 3/15	CALLR *lab[B] 3/17	Second byte of two-byte instructions (F4xx):															
	თ	BR 2,8	CMP •Rp,A 2/10	CALL •Rp 2/12	CALLR •Rp 2/14	econd byte of t															
MSN	89	ab 390 bR	CMP & lab,A 3/11	CALL lab 3/13	CALLR lab 3/15	0)															
	7	MPY #n,Rs 3/47	CMP #n,Rd 3/8	DAC #n,Rd 3/10	DSB #n,Rd 3/10																
	9	MPY B,A 1/47	CMP B,A 1/8	DAC B,A 1/10	DSB B,A 1/10																
	S	MPY #n,B 2/45	CMP #n,B 2/6	DAC #n,B 2/8	DSB #n,B 2/8																
	4	MPY Rs,Rd 3/48	CMP Rs,Rd 3/9	DAC Rs,Rd 3/11	DSB Rs,Rd 3/11								lation type	e byte							
	ы	MPY Rs,B 2/46	CMP Rs,B 2/7	DAC Rs,B 2/9	DSB Rs,B 2/9				and prefix nd prefix		-		ining destin	ining sourc		ination type				ce byte	
	2	MPY #n,A 2/45	CMP #n,A 2/6	DAC #n,A 2/8	DSB #n,A 2/8				essing oper Ising operation	perand	5-bit numbe	bit number	gister conta	gister conta	ress	taining dest		acister pair	ster pair	taining sour	
	Ŧ	MPY Rs,A 2/46	CMP Rs,A 2/7	DAC Rs,A 2/9	DSB Rs,A 2/9				 Indirect addressing operand prefix Direct addressing operand prefix 	immediate operand	immediate 16-bit number 16-label	immediate 3-bit number	Peripheral register containing destination type	Peripheral register containing source byte	Relative address	Register containing destination type	Register file	Register pair Destination redister pair	Source Register pair	Register containing source byte	
	0	JNV ra 2/5	JGE ra 2/5	JG 245	JLO ra 2/5			Legend:	* %	0	#16 = in lab = 1	u.	d = pd		H			A = dA		Rs = R	
		υ	٥	ш	ú.																

JOZ

The BTJO, BTJZ, and DJNZ [†] All conditional jumps (opcodes 01-0F), BTJO, BTJZ, and DJNZ instructions use two additional cycles if the branch is taken. Instructions have a relative address as the last operand.

TMS370Cx2x **8-BIT MICROCONTROLLERS**

SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

development system support

The TMS370 family development support tools include an assembler, a C compiler, a linker, an in-circuit emulator XDS/22, CDT, and an EEPROM/UVEPROM programmer.

- Assembler/linker (Part No. TMDS3740850–02 for PC)
 - Includes extensive macro capability
 - Provides high-speed operation
 - Includes format conversion utilities for popular formats
- ANSI C Compiler (Part No. TMDS3740855–02 for PC, Part No. TMDS3740555–09 for HP700[™], Sun-3[™] or Sun-4[™])
 - Generates assembly code for the TMS370 that can be inspected easily
 - Improves code execution speed and reduces code size with optional optimizer pass
 - Enables direct reference the TMS370's port registers by using a naming convention
 - Provides flexibility in specifying the storage for data objects
 - Interfaces C functions and assembly functions easily
 - Includes assembler and linker
- CDT370 (Compact Development Tool) real-time in-circuit emulation
 - Base (Part Number EDSCDT370 for PC, requires cable)
 - Cable for 40-pin DIP (Part No. EDSTRG40DILX)
 - Cable for 44-pin PLCC (Part No. EDSTRG44PLCCX)
 - Cable for 40-pin SDIP (Part No. EDSTRG40SDILX)
 - EEPROM and EPROM programming support
 - Allows inspection and modification of memory locations
 - Includes compatibility to upload/download program and data memory
 - Executes programs and software routines
 - Includes 1024 samples trace buffer
 - Includes single-step executable instructions
 - Uses software breakpoints to halt program execution at selected address
- XDS/22 in-circuit emulator
 - Base (Part Number TMDS3762210 for PC, requires cable)
 - Cable for 40-pin DIP/SDIP, 44-pin PLCC (Part No. TMDS3788844)
 - Contains all of the features of the CDT370 described previously but does not have the capability to program the data EEPROM and program EPROM
 - Contains sophisticated breakpoint trace and timing hardware that provides up to 2047 qualified trace samples with symbolic disassembly
 - Allows qualification of breakpoints by address and/or data on any type of memory acquisition. Up to four levels of events can be combined to cause a breakpoint.

HP700 is a trademark of Hewlett-Packard Company. Sun-3 and Sun-4 are trademarks of Sun Microsystems, Incorporated



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

development system support (continued)

- Provides timers for analyzing total and average time in routines
- Contains an eight-line logic probe for adding visibility of external signals to the breakpoint qualifier and to trace display
- Microcontroller programmer
 - Base (Part No. TMDS3760500A for PC, requires programmer head)
 - Single unit head for 44-pin PLCC (Part No. TMDS3780510A)
 - Single unit head for 40-pin DIP/SDIP (Part No. TMDS3780511A)
 - PC-based, window/function-key-oriented user interface for ease of use and rapid learning environment
- Starter Kit (Part No. TMDX37000 for PC)
 - Includes TMS370 Assembler diskette and documentation
 - Includes TMS370 Simulator
 - Includes programming adapter board and programming software
 - Does not include (to be supplied by the user)
 - + 5 V power supply
 - ZIF sockets
 - Nine-pin RS232 cable



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

device numbering conventions

Figure 14 illustrates the numbering and symbol nomenclature for the TMS370Cx2x family.

Prefix:			Standard prefix for fully qualified devices System evaluator (window EPROM) that is used for prototyping.
Family:	370	-	TMS370 8-Bit Microcontroller Family
Technology:			CMOS
Program Memory Types:	3	=	Mask ROM Mask ROM, No Data EEPROM EPROM
Device Type:	2	-	'x2x device containing the following modules: – Timer 1 – Serial Peripheral Interface – Serial Communication Interface 1
Memory Size:			4K bytes 8K bytes
Temperature Ranges:	L	=	-40°C to 85°C 0°C to 70°C -40°C to 105°C
Packages:	FZ JC JD N		Plastic Leaded Chip Carrier Ceramic Leaded Chip Carrier Ceramic Shrink Dual-In-Line Ceramic Dual-in-Line Plastic Dual-In-Line Plastic Shrink Dual-In-Line
ROM and EPROM Option:	А	-	For ROM device, the watchdog timer can be config as one of the three different mask options: – A standard watchdog – A hard watchdog – A simple watchdog The clock can be either: – Divide-by-4 clock – Divide-by-1 (PLL) clock The low-power modes can be either: – Enabled Divide-by-1
r	None	=	 Disabled For EPROM device, a standard watchdog, a divide- 4 clock, and low-power modes are enabled

Figure 14. TMS370Cx2x Family Nomenclature



device part numbers

Table 18 lists all of the 'x2x devices available. The device part number nomenclature is designed to assist ordering. Upon ordering, the customer must specify not only the device part number, but also the clock and watchdog timer options desired. Each device can have only one of the three possible watchdog timer options and one of the two clock options. The options to be specified pertain solely to orders involving ROM devices.

DEVICE PART NUMBERS	DEVICE PART NUMBERS	DEVICE PART NUMBERS
FOR 44 PINS (LCC)	FOR 40 PINS (DIP)	FOR 40 PINS (SDIP)
TMS370C020AFNA	TMS370C020ANA	TMS370C020ANJA†
TMS370C020AFNL	TMS370C020ANL	TMS370C020ANJL†
TMS370C020AFNT	TMS370C020ANT	TMS370C020ANJT†
TMS370C022AFNA	TMS370C022ANA	TMS370C022ANJA†
TMS370C022AFNL	TMS370C022ANL	TMS370C022ANJL†
TMS370C022AFNT	TMS370C022ANT	TMS370C022ANJT†
TMS370C320AFNA	TMS370C320ANA	TMS370C320ANJA†
TMS370C320AFNL	TMS370C320ANL	TMS370C320ANJL†
TMS370C320AFNT	TMS370C320ANT	TMS370C320ANJT†
TMS370C322AFNA	TMS370C322ANA	TMS370C322ANJA†
TMS370C322AFNL	TMS370C322ANL	TMS370C322ANJL†
TMS370C322AFNT	TMS370C322ANT	TMS370C322ANJT†
TMS370C722FNT	TMS370C722NT	TMS370C722NJT [†]
SE370C722FZT [‡]	SE370C722JDT [‡]	SE370C722JCT [‡]

Table 18. Device Part Numbers

[†] The NJ designator for the 40-pin plastic shrink DIP package was formerly known as N2. The mechanical drawing of the NJ is identical to the N2 package and did not need to be requalified.

\$ System evaluators are for use only in prototype environment, and their reliability has not been characterized.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

new code release form

Figure 15 shows a sample of the new code release form.

тл	NEW CODE RELEASE FORM TEXAS INSTRUMENTS IS370 MICROCONTROLLER PRODUCTS	DATE:
To release a new customer algorithm to TI incorporated in	o a TMS370 family microcontroller, complete this form and	d submit with the following information:
	dem XFR, or EPROM (Verification file will be returned via cification as incorporated in TI's applicable device data bo	
Company Name:	Contact Mr./Ms.:	Ext.:
Street Address:StateZip	Customer Burchese Order Numbe	er:
Customer Part Number: Customer Application:	NU.	(Std. spec to be followed) int" to Ti w/NCRF for approval before ROM
TMS370 Device:		
TI Customer ROM Number:		VERSION TMS370 MICROCONTROLLERS
OSCILLATOR FREQUENCY [] External Drive (CLKIN) [] Crystal [] Ceramic Resonator	Low Power Modes Watchdo MAX [] Enabled [] Stando [] Disabled [] Hard E	og counter Clock Type
[] Supply Voltage MIN: MAX: (std range: 4 5V to 5.5V)	"Low-power modes Enabled", "Divi	ne TMS370 microcontrollers will have the ide-by-4" Clock, and "Standard" Watchdog <i>Iser's Guide</i> (literature number SPNU127) <i>al</i> (literature number SPNS014B)
TEMPERATURE RANGE [] 'L': 0° to 70°C (standard) [] 'A': −40° to 85°C [] 'T': −40° to 105°C	PACKAGE TYPE [] 'N' 28-pin PDIP [] "FN" 28-pin PLCC [] "N" 40-pin PDIP [] "NJ" 40-pin PSDIP (formerly	[] "FN" 44-pin PLCC [] "FN" 68-pin PLCC [] "NM" 64-pin PSDIP known as N2)
SYMBOLIZATION	BUS EXPANSION	
 [] TI standard symbolization [] TI standard w/customer part number [] Customer symbolization (per attached spec, subject to approval) 	[] YES [] NO	
satisfaction of both the customer and TI in time for a sc	PROVED BY THE TI ENGINEERING STAFF: If the custom prototype approval and full production release) and non-sta heduled shipment, the specification parameters in question ponformance to a mutually approved spec, will be identified I	ndard spec issues are not resolved to the n will be processed/tested to the standard
RELEASE AUTHORIZATION: This document, including any referenced attachments, is a be in writing and mutually agreed to by both the custom code is approved by the customer.	nd will be the controlling document for all orders placed for er and TI. The prototype cycletime commences when this o	
1. Customer: Date:	2. TI: Field Sales:	
	Marketing: Prod. Eng.:	





SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

Table 19 is a collection of all the peripheral file frames used in the 'Cx2x (provided for a quick reference).

PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
				System Config	uration Registe	ers			1
P010	COLD START	OSC POWER	PF AUTO WAIT	OSC FLT FLAG	MC PIN WPO	MC PIN DATA	_	μΡ/μC MODE	SCCR0
P011	_	_	1	AUTO WAIT DISABLE	-	MEMORY DISABLE	_	_	SCCR1
P012	HALT/ STANDBY	PWRDWN/ IDLE	-	BUS STEST	CPU STEST	-	INT1 NMI	PRIVILEGE DISABLE	SCCR2
P013 to P016				Res	served				
P017	INT1 FLAG	INT1 PIN DATA	Ι	I	_	INT1 POLARITY	INT1 PRIORITY	INT1 ENABLE	INT1
P018	INT2 FLAG	INT2 PIN DATA		INT2 DATA DIR	INT2 DATA OUT	INT2 POLARITY	INT2 PRIORITY	INT2 ENABLE	INT2
P019	INT3 FLAG	INT3 PIN DATA	_	INT3 DATA DIR	INT3 DATA OUT	INT3 POLARITY	INT3 PRIORITY	INT3 ENABLE	INT3
P01A	BUSY	_	_	_	_	AP	VV1VV0	EXE	DEECTL
P01B				Res	served			•]
P01C	BUSY	VPPS			-	—	WO	EXE	EPCTL
P01D P01E P01F				Res	served				
				Digital Port Co	ontrol Register	ſS]
P020				Res	served				APORT1
P021			P	ort A Control Re	gister 2 (must b	oe 0)			APORT2
P022				Port	A Data				ADATA
P023				Port A	Direction				ADIR
P024					served				BPORT1
P025			P	ort B Control Re		oe 0)			BPORT2
P026					B Data				BDATA
P027									BDIR
P028				Res	erved		[CPORT1
P029	—	_	_	_	_	_	_	Port C Control Register 2 (must be 0)	CPORT2
P02A	_	_	-	_	_	_	_	Port C Data	CDATA
P02B	_	—	_	_	_	_	_	Port C Direction	CDIR
P02C	Port D Control Register 1 (must be 0) — — — [DPORT1
P02D		Port D Cont	trol Register 2 (i	must be 0)†		_	_		DPORT2
P02E			Port D Data			_	_	_	DDATA
P02F			Port D Direction			—	—	-	DDIR

Table 19. Peripheral File Frame Compilation

[†] To configure pin D3 as SYSCLK, set port D control register 2 = 08h.

SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

									1
PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
				Iodule Control	-			1	
P030	SPI SW RESET	CLOCK POLARITY	SPI BIT RATE2	SPI BIT RATE1	SPI BIT RATE0	SPI CHAR2	SPI CHAR1	SPI CHAR0	SPICCR
P031	RECEIVER OVERRUN	SPI INT FLAG	_	_	_	MASTER/ SLAVE	TALK	SPI INT ENA	SPICTL
P032 to P036				Res	served				
P037	RCVD7	RCVD6	RCVD5	RCVD4	RCVD3	RCVD2	RCVD1	RCVD0	SPIBUF
P038				Res	served				
P039	SDAT7	SDAT6	SDAT5	SDAT4	SDAT3	SDAT2	SDAT1	SDAT0	SPIDAT
P03A to P03C				Res	served				
P03D	_	_	_	_	SPICLK DATA IN	SPICLK DATA OUT	SPICLK FUNCTION	SPICLK DATA DIR	SPIPC1
P03E	SPISIMO DATA IN	SPISIMO DATA OUT	SPISIMO FUNCTION	SPISIMO DATA DIR	SPISOMI DATA IN	SPISOMI DATA OUT	SPISOMI FUNCTION	SPISOMI DATA DIR	SPIPC2
P03F	SPI STEST	SPI PRIORITY	SPI ESPEN	—	-	_	—	—	SPIPRI
			Tir	mer Module Re	gister Memory	Мар			
	Modes: Dual-	Compare and (Capture/Comp	are					
P040	Bit 15		Т	1Counter MSb	yte			Bit 8	T1CNTR
P041	Bit 7		Т	1 Counter LSb	yte			Bit 0	
P042	Bit 15		Com	pare Register N	∕ISbyte			Bit 8	T1C
P043	Bit 7		Com	pare Register I	LSbyte			Bit 0	
P044	Bit 15		Capture/0	Compare Regis	ster MSbyte			Bit 8	T1CC
P045	Bit 7		Capture/0	Compare Regis	ster LSbyte			Bit 0	
P046	Bit 15		Watc	hdog Counter I	VSbyte			Bit 8	WDCNTR
P047	Bit 7			hdog Counter				Bit 0	
P048	Bit 7			atchdog Reset	Key			Bit 0	WDRST
P049	WD OVRFL TAP SEL [†]	WD INPUT SELECT2 [†]	WD INPUT SELECT1 [†]	WD INPUT SELECT0 [†]	_	T1 INPUT SELECT2	T1 INPUT SELECT1	T1 INPUT SELECT0	T1CTL1
P04A	WD OVRFL RST ENA [†]	WD OVRFL INT ENA	WD OVRFL INT FLAG	T1 OVRFL INT ENA	T1 OVRFL INT FLAG	—	—	T1 SW RESET	T1CTL2
	Mode: Dual-C	ompare							
P04B	T1EDGE INT FLAG	T1C2 INT FLAG	T1C1 INT FLAG	_	_	T1EDGE INT ENA	T1C2 INT ENA	T1C1 INT ENA	T1CTL3
P04C	T1 MODE=0	T1C1 OUT ENA	T1C2 OUT ENA	T1C1 RST ENA	T1CR OUT ENA	T1EDGE POLARITY	T1CR RST ENA	T1EDGE DET ENA	T1CTL4
	Mode: Capture/Compare								
P04B	T1EDGE INT FLAG		T1C1 INT FLAG	_	_	T1EDGE INT ENA		T1C1 INT ENA	T1CTL3
P04C	T1 MODE = 1	T1C1 OUT ENA	_	T1C1 RST ENA	_	T1EDGE POLARITY	_	T1EDGE DET ENA	T1CTL4

Table 19. Peripheral File Frame Compilation (Continued)

[†] Once the WD OVRFL RST ENA bit is set, these bits cannot be changed until a reset; this applies only to the standard watchdog and to simple counter. In the hard watchdog, these bits can be modified at any time; the WD INPUT SELECT2 bits are ignored.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

								-	-
PF	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	REG
	Modes: Dual-Compare and Capture/Compare								
P04D	-	-	-	1	T1EVT DATA IN	T1EVT DATA OUT	T1EVT FUNCTION	T1EVT DATA DIR	T1PC1
P04E	T1PVVM DATA IN	T1PWM DATA OUT	T1PWM FUNCTION	T1PWM DATA DIR	T1IC/CR DATA IN	T1IC/CR DATA OUT	T1IC/CR FUNCTION	T1IC/CR DATA DIR	T1PC2
P04F	T1 STEST	T1 PRIORITY	_	—	—	_	_	-	T1PRI
			SCI1 I	Iodule Control	Register Mem	ory Map			1
P050	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	ASYNC/ ISOSYNC	ADDRESS IDLE WUP	SCI CHAR2	SCI CHAR1	SCI CHARO	SCICCR
P051	_	—	SCI SW RESET	CLOCK	TXWAKE	SLEEP	TXENA	RXENA	SCICTL
P052	Bit 15	-	-	Baud Rate Sele	ct Register MSE	3	-	Bit 8	BAUD MSB
P053	Bit 7			Baud Rate Sele	ct Register LSB			Bit 0	BAUD LSB
P054	TXRDY	TX EMPTY	_	_	_	_	_	SCI TX INT ENA	TXCTL
P055	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	SCI RX INT ENA	RXCTL
P056				Res	served			-]
P057				Receive Data	Buffer Register	r			RXBUF
P058				Res	served				
P059				Transmit Data	a Buffer Registe	r			TXBUF
P05A									
P05B				Res	served				
P05C									
P05D	—	—	_	_	SCICLK DATA IN	SCICLK DATA OUT	SCICLK FUNCTION	SCICLK DATA DIR	SCIPC1
P05E	SCI TXD DATA IN	SCI TXD DATA OUT	SCI TXD FUNCTION	SCI TXD DATA DIR	SCI RXD DATA IN	SCI RXD DATA OUT	SCI RXD FUNCTION	SCI RXD DATA DIR	SCIPC2
P05F	SCI STEST	SCI TX PRIORITY	SCI RX PRIORITY	SCI ESPEN	4	4	Ţ	4	SCIPRI

Table 19. Peripheral File Frame Compilation (Continued)



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

Supply voltage range, V _{CC} (see Note 1)	–0.6 V to 7 V
Input voltage range, All pins except MC	–0.6 V to 7 V
MC	0.6 V to 14 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current per buffer, $I_O (V_O = 0 \text{ to } V_{CC})$) (see Note 2) ±10 mA
Maximum I _{CC} current	
Maximum I _{SS} current	– 170 mA
Continuous power dissipation	1 W
Operating free-air temperature, T _A : L version	0°C to 70°C
A version	
T version	–40°C to 105°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Unless otherwise noted, all voltage values are with respect to VSS.

2. Electrical characteristics are specified with all output buffers loaded with specified I_O current. Exceeding the specified I_O current in any buffer can affect the levels on other buffers.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage (see Note 1)			4.5	5	5.5	V
Vcc	RAM data-retention supply voltage (see N	ote 3)	3		5.5	V
	Low-level input voltage	All pins except MC	VSS		0.8	v
VIL	Low-level input voltage	MC, normal operation	V _{SS}		0.3	v
VIH	High-level input voltage	All pins except MC, XTAL2/CLKIN, and RESET	2		V _{CC}	
		XTAL2/CLKIN	0.8 V _{CC}		Vcc	V
		RESET	0.7 V _{CC}		VCC	
		EEPROM write protect override (WPO)	11.7	12	13	
VMC	MC (mode control) voltage	EPROM programming voltage (VPP)	13	13.2	13.5	V
		Microcomputer	VSS		0.3	
		L version	0		70	
ТА	Operating free-air temperature	A version	- 40		85	°C
		T version	- 40		105	

NOTES: 1. Unless otherwise noted, all voltage values are with respect to VSS.

3. RESET must be externally activated when V_{CC} or SYSCLK is out of the recommended operating range.



2

6

2

2

3.5

8.6

3.0

30

mΑ

μΑ

SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOL	Low-level output voltage		I _{OL} = 1.4 mA			0.4	V
N/			l _{OH} = –50 μA	0.9 V _{CC}			v
Vон	High-level output voltage		I _{OH} = -2 mA	2.4			V
			0 V < V∣ ≤ 0.3 V			10	
		мс	0.3 V < V∣ ≤ 13 V			650	μA
lj l	Input current	WO	See Note 4 12 V ≤ VI ≤ 13 V			50	mA
		I/O pins	$0 V \le V_I \le V_{CC}$			± 10	μA
OL	Low-level output current	-	V _{OL} = 0.4 V	1.4			mA
1	High-level output current		V _{OH} = 0.9 V _{CC}	- 50			μA
юн			V _{OH} = 2.4 V	- 2			mA
			See Notes 5 and 6 SYSCLK = 5 MHz		30	45	
	Supply current (operating mode) OSC POWER bit = 0 (see Note 7)		See Notes 5 and 6 SYSCLK = 3 MHz		20	30	mA
			See Notes 5 and 6 SYSCLK = 0.5 MHz		7	11	
			See Notes 5 and 6 SYSCLK = 5 MHz		10	17	
lcc	Supply current (STANDBY mode) OSC POWER bit = 0 (see Note 8)		See Notes 5 and 6 SYSCLK = 3 MHz		8	11	mA
			See Notes 5 and 6		2	35	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

NOTES: 4. Input current IPP is a maximum of 50 mA only during EPROM programming.

5. Single chip mode, ports configured as inputs or outputs with no load. All inputs ≤ 0.2 V or \geq V_{CC} – 0.2V.

6. XTAL2/CLKIN is driven with an external square wave signal with 50% duty cycle and rise and fall times less than 10 ns. Current can be higher with a crystal oscillator. At 5 MHz SYSCLK, this extra current = 0.01 mA x (total load capacitance + crystal capacitance in pF).

SYSCLK = 0.5 MHz See Notes 5 and 6

SYSCLK = 3 MHz

See Notes 5 and 6

SYSCLK = 0.5 MHz

XTAL2/CLKIN < 0.2 V

See Note 5

7. Maximum operating current = 7.6 (SYSCLK) + 7 mA.

Supply current (STANDBY mode)

OSC POWER bit = 1 (see Note 9)


Supply current (HALT mode)

8. Maximum standby current = 3 (SYSCLK) + 2 mA (OSC POWER bit = 0).

9. Maximum standby current = 2.24 (SYSCLK) + 1.9 mA (OSC POWER bit = 1, only valid up to 3 MHz SYSCLK).





SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996



- NOTES: A. The crystal/ceramic resonator frequency is four times the reciprocal of the system clock period.
 - B. The values of C1 and C2 are typically 15 pF and C3 value is typically 50 pF. See the manufacturer's recommendations for ceramic resonators.


Figure 16. Recommended Crystal/Clock Connections






NOTE A: All measurements are made with the pin loading as shown unless otherwise noted. All measurements are made with XTAL2/CLKIN driven by an external square wave signal with a 50% duty cycle and rise and fall times less than 10 ns unless otherwise stated.

Figure 17. Typical Output Load Circuit (See Note A)







SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

AR	Array	S	Slave mode
В	Byte	SC	SYSCLK
CI	XTAL2/CLKIN	SIMO	SPISIMO
D	DATA	SOMI	SPISOMI
М	Master mode	SPC	SPICLK
PGM	Program	TXD	SCITXD
R	READ	W	WRITE
RXD	SCIRXD		

Lowercase subscripts and their meanings are:

С	cycle time (period)	su	setup time
d	delay time	v	valid time
f	fall time	W	pulse duration (width)
r	rise time		

The following additional letters are used with these meanings:

- H High
- L Low
- V Valid

All timings are measured between high and low measurement points as indicated in Figure 19 and Figure 20.

- 0.8 V_{CC} V (High) 0.8 V (Low)

- 2 V (High) 0.8 V (Low)

Figure 19. XTAL2/CLKIN Measurement Points



Figure 20. General Measurement Points

SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

external clocking requirements for clock divided by 4 (see Note 10 and Figure 21)

NO.		PARAMETER	MIN	MAX	UNIT
1	t _{w(CI)}	Pulse duration, XTAL2/CLKIN (see Note 11)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	^t d(CIH-SCL)	Delay time, XTAL2/CLKIN rise to SYSCLK fall		100	ns
	CLKIN	Crystal operating frequency	2	20	MHz
	SYSCLK	Internal system clock operating frequency [†]	0.5	5	MHz

† SYSCLK = CLKIN/4

NOTES: 10. For VIL and VIH, refer to recommended operating conditions.

11. This pulse may be either a high pulse, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.




Figure 21. External Clock Timing for Divide-by-4

external clocking requirements for clock divided by 1 (PLL) (see Note 10 and Figure 22)

NO.		PARAMETER	MIN	MAX	UNIT
1	tw(CI)	Pulse duration, XTAL2/CLKIN (see Note 11)	20		ns
2	t _{r(CI)}	Rise time, XTAL2/CLKIN		30	ns
3	t _{f(CI)}	Fall time, XTAL2/CLKIN		30	ns
4	td(CIH-SCH)	Delay time, XTAL2/CLKIN rise to SYSCLK rise		100	ns
	CLKIN	Crystal operating frequency	2	5	MHz
	SYSCLK	Internal system clock operating frequency [‡]	2	5	MHz

NOTES: 10. For V_{IL} and $V_{IH},$ refer to recommended operating conditions.

11. This pulse can be either a high pulse, which extends from the earliest valid high to the final valid high in an XTAL2/CLKIN cycle, or a low pulse, which extends from the earliest valid low to the final valid low in an XTAL2/CLKIN cycle.




Figure 22. External Clock Timing for Divide-by-1



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

switching characteristics and timing requirements (see Note 12 and Figure 23)

NO.		MIN	MAX	UNIT		
5				200	2000	
5	t _c Cycle time, SYSCLK (system clock)	Divide-by-1	200	500	ns	
6	^t w(SCL)	Pulse duration, SYSCLK low		0.5 t _c –20	0.5 t _C	ns
7	^t w(SCH)	Pulse duration, SYSCLK high		0.5 t _c	0.5 t _c + 20	ns

NOTE 12: t_c = system-clock cycle time = 1/SYSCLK




Figure 23. SYSCLK Timing

general purpose output signal switching time requirements (see Figure 24)

		MIN	NOM	MAX	UNIT
t _r	Rise time		30		ns
tf	Fall time		30		ns




Figure 24. Signal Switching Timing

recommended EEPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
tw(PGM)B	Pulse duration, programming signal to ensure valid data is stored (byte mode)	10			ms
tw(PGM)AR	Pulse duration, programming signal to ensure valid data is stored (array mode)	20			ms

recommended EPROM operating conditions for programming

			MIN	NOM	MAX	UNIT
V _{CC} Supply voltage				5.5	6	V
VPP Supply voltage at MC pin			13	13.2	13.5	V
IPP Supply current at MC pin during programming (VPP = 13 V)				30	50	mA
SYSCLK	System clock	Divide-by-4	0.5		5	MHz
STOULK		Divide-by-1	2		5	WITZ

recommended EPROM timing requirements for programming

		MIN	NOM	MAX	UNIT
^t w(EPGM)	Pulse duration, programming signal (see Note 13)	0.40	0.50	3	ms
NATE IN D					

NOTE 13: Programming pulse is active when both EXE (EPCTL.0) and VPPS (EPCTL.6) are set.



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

SPI master mode external timing characteristics and requirements (see Note 12 and Figure 25)

NO.			MIN	MAX	UNIT
38	t _{c(SPC)} M	Cycle time, SPICLK	2t _C	256t _C	ns
39	tw(SPCL)M	Pulse duration, SPICLK low	t _c – 45	0.5t _{c(SPC)} +45	ns
40	tw(SPCH)M	Pulse duration, SPICLK high	t _c – 55	0.5t _{c(SPC)} +45	ns
41	td(SPCL-SIMOV)M	Delay time, SPISIMO valid after SPICLK low (polarity = 1)	- 65	50	ns
42	t _v (SPCH-SIMO)M	Valid time, SPISIMO data valid after SPICLK high (polarity =1)	t _{w(SPCH)} – 50		ns
43	t _{su(SOMI-SPCH)M}	Setup time, SPISOMI to SPICLK high (polarity = 1)	0.25 t _C + 150		ns
44	^t v(SPCH-SOMI)M	Valid time, SPISOMI data valid after SPICLK high (polarity = 1)	0		ns

NOTE 12: t_{C} = system-clock cycle time = 1/SYSCLK




Figure 25. SPI Master External Timing



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

SPI slave mode external timing characteristics and requirements (see Note 12 and Figure 26)

NO.			MIN	МАХ	UNIT
45	t _{c(SPC)S}	Cycle time, SPICLK	8t _c		ns
46	^t w(SPCL)S	Pulse duration, SPICLK low	4t _c - 45	0.5t _{c(SPC)S} +45	ns
47	^t w(SPCH)S	Pulse duration, SPICLK high	4t _c - 45	0.5t _{c(SPC)S+45}	ns
48	td(SPCL-SOMIV)S	Delay time, SPISOMI valid after SPICLK low (polarity = 1)		3.25t _c + 130	ns
49	t _v (spch-somi)s	Valid time, SPISOMI data valid after SPICLK high (polarity =1)	^t w(SPCH)S		ns
50	t _{su} (SIMO-SPCH)S	Setup time, SPISIMO to SPICLK high (polarity = 1)	0		ns
51	t _v (spch-simo)s	Valid time, SPISIMO data after SPICLK high (polarity = 1)	3t _c + 100		ns

NOTE 12: t_c = system-clock cycle time = 1/SYSCLK




Figure 26. SPI Slave External Timing



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

SCI1 isosynchronous[†] mode timing characteristics and requirements for internal clock (see Note 12 and Figure 27)

NO.			MIN	MAX	UNIT
24	t _{c(SCC)}	Cycle time, SCICLK	2t _c	131 072t _C	ns
25	tw(SCCL)	Pulse duration, SCICLK low	t _c – 45	0.5t _{c(SCC)} +45	ns
26	tw(SCCH)	Pulse duration, SCICLK high	t _c - 45	0.5t _{c(SCC)} +45	ns
27	td(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low	- 50	60	ns
28	t _v (SCCH-TXD)	Valid time, SCITXD data valid after SCICLK high	t _{w(SCCH)} – 50		ns
29	t _{su(RXD-SCCH)}	Setup time, SCIRXD to SCICLK high	0.25 t _C + 145		ns
30	t _v (SCCH-RXD)	Valid time, SCIRXD data valid after SCICLK high	0		ns

NOTE 12: t_c = system-clock cycle time = 1/SYSCLK




Figure 27. SCI1 Isosynchronous Mode Timing for Internal Clock

† Isosynchronous = Isochronous



SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

SCI1 isosynchronous[†] mode timing characteristics and requirements for external clock (see Note 12 and Figure 28)

NO.			MIN	MAX	UNIT
31	t _{c(SCC)}	Cycle time, SCICLK	10t _c		ns
32	tw(SCCL)	Pulse duration, SCICLK low	4.25t _c + 120		ns
33	^t w(SCCH)	Pulse duration, SCICLK high	t _c + 120		ns
34	td(SCCL-TXDV)	Delay time, SCITXD valid after SCICLK low		4.25t _c + 145	ns
35	t _v (scch-txd)	Valid time, SCITXD data valid after SCICLK high	^t w(SCCH)		ns
36	t _{su(RXD-SCCH)}	Setup time, SCIRXD to SCICLK high	40		ns
37	t _v (SCCH-RXD)	Valid time, SCIRXD data after SCICLK high	2t _c		ns

NOTE 12: t_c = system-clock cycle time = 1/SYSCLK




Figure 28. SCI1 Isosynchronous[†] Timing for External Clock



SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

Table 20 is designed to aid the user in referencing a device part number to a mechanical drawing. The table shows a cross-reference of the device part number to the TMS370 generic package name and the associated mechanical drawing by drawing number and name.

PKG TYPE (mil pin spacing)	TMS370 GENERIC NAME	PKG TYPE NO. AND MECHANICAL NAME	DEVICE PART NUMBERS
FN – 44 pin (50-mil pin spacing)	PLASTIC LEADED CHIP CARRIER (PLCC)	FN(S-PQCC-J**) PLASTIC J-LEADED CHIP CARRIER	TMS370C020AFNA TMS370C020AFNL TMS370C020AFNL TMS370C022AFNA TMS370C022AFNL TMS370C022AFNL TMS370C320AFNA TMS370C320AFNL TMS370C320AFNL TMS370C322AFNA TMS370C322AFNL TMS370C322AFNL TMS370C322AFNL TMS370C722FNT
FZ – 44 pin (50-mil pin spacing)	CERAMIC LEADED CHIP CARRIER (CLCC)	FZ(S-CQCC-J**) J-LEADED CERAMIC CHIP CARRIER	SE370C722FZT
JD – 40 pin (100-mil pin spacing)	CERAMIC DUAL-IN-LINE PACKAGE (CDIP)	JD(R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE	SE370C722JDT
N – 40 pin (100-mil pin spacing)	PLASTIC DUAL-IN-LINE PACKAGE (PDIP)	N(R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE	TMS370C020ANA TMS370C020ANL TMS370C020ANT TMS370C022ANA TMS370C022ANL TMS370C022ANT TMS370C022ANT TMS370C320ANA TMS370C320ANL TMS370C320ANT TMS370C322ANA TMS370C322ANL TMS370C322ANT TMS370C322ANT TMS370C722NT
JC – 40 pin (70-mil pin spacing)	CERAMIC SHRINK DUAL-IN-LINE PACKAGE (CSDIP)	JC(R-CDIP-T40) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE	SE370C722JCT
NJ – 40 pin (70-mil pin spacing)†	PLASTIC SHRINK DUAL-IN-LINE PACKAGE (PSDIP)	NJ(R-PDIP-T**) PLASTIC SHRINK DUAL-IN-LINE PACKAGE	TMS370C020ANJA TMS370C020ANJL TMS370C020ANJT TMS370C022ANJA TMS370C022ANJL TMS370C022ANJL TMS370C022ANJT TMS370C320ANJA TMS370C320ANJL TMS370C322ANJA TMS370C322ANJL TMS370C322ANJL TMS370C322ANJT TMS370C722NJT

Table 20. TMS370Cx2x Family Package Type and Mechanical Cross-Reference

[†] NJ formerly known as N2; the mechanical drawing of the NJ is identical to the N2 package and did not need to be requalified.




SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

MECHANICAL DATA

PLASTIC J-LEADED CHIP CARRIER

FN (S-PQCC-J**) 20 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018




SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

MECHANICAL DATA

FZ (S-CQCC-J**) **28 LEAD SHOWN**

J-LEADED CERAMIC CHIP CARRIER

(CERAMIC LEADED CHIP CARRIER)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.




SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

MECHANICAL DATA

JC (R-CDIP-T40)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.




SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

JD (R-CDIP-T**)

MECHANICAL DATA CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

4040087/B 10/94

24 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.


INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SPNS018B – FEBRUARY 1993 – REVISED MARCH 1996

MECHANICAL DATA

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**)



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-011
 - D. Falls within JEDEC MS-015 (32 pin only)




SPNS018B - FEBRUARY 1993 - REVISED MARCH 1996

MECHANICAL DATA

NJ (R-PDIP-T**)

PLASTIC SHRINK DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated