CMOS 16-Bit Microcontrollers

TMP95CU54AF

1. **Outline and Features**

TMP95CU54A is a high-speed 16-bit microcontroller designed for the control of various mid- to largescale equipment.

TMP95CU54A comes in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/H CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: Four-channels (667 ns/2 bytes at 24 MHz)
- (2)Minimum instruction execution time: 167 ns (at 24 MHz)
- Built-in RAM: 3 Kbytes (3) Built-in ROM: 96 Kbyte
- (4) External memory expansion
 - Expandable up to 16 Mbytes (shared program/data area)
 - External data bus width select pin $(AM8/\overline{16})$
 - Can simultaneously support 8/16-bit width external data bus
 - · · · Dynamic data bus sizing
- (5) 8-bit timers: 8 channels
 - With event counter function: 2 channels
- (6) 16-bit timer/event counter: 2 channels
- General-purpose serial interface: 2 channels (7)

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

- making a sare design for the entire system, and to avoid situations in which a maifunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.


 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high guality and/or reliability or a malfunction or failure of which may cause loss of human life or hodily injury. quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

- (8) Serial Expansion Interface: 1 channel
- (9) CAN Controller: 1 channel
- (10) 10-bit AD converter: 8 channels
- (11) Watchdog timer
- (12) Bus width/wait controller: 4 blocks
- (13) Interrupts: 49 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 30 internal interrupts:

 Seven selectable priority levels
 - 10 external interrupts:
- (14) Input/output ports: 81 pins
- (15) Standby mode
 - Four HALT modes: RUN, IDLE2, IDLE1, STOP
- (16) Operating voltage
 - $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
- (17) Package
 - P-LQFP100-1414-0.50D



Note: After a reset, functions in parentheses () are selected for the shared pins.

Figure 1.1 TMP95CU54A Block Diagram

2. Pin Assignment and Pin Functions

This section shows the TMP95CU54AF pin assignment, and the names and an outline of the functions of the input/output pins.

2.1 Pin Assignment Diagram

Figure 2.1.1 is a pin assignment diagram for TMP95CU54AF.




Figure 2.1.1 Pin assignment diagram (100-Pin LQFP)

2.2 Pin Names and Functions

Table 2.2.1 shows the names and functions of the input/output pins.

Table 2.2.1 Pin names and functions (1/4)

| Pin Name | Number of Pins | Input/Output | Function |
|------------------|-------------------|--------------|---|
| P00 to P07 | 8 | Input/output | Port 0: I/O port. Input or output specifiable in units of bits |
| / D0 to D7 | | Input/output | Data: Data bus 0 to 7 |
| P10 to P17 | 8 | Input/output | Port 1: I/O port. Input or output specifiable in units of bits |
| / D8 to D15 | | Input/output | Data: Data bus 8 to 15 |
| P20 to P27 | 8 | Input/output | Port 2: I/O port. Input or output specifiable in units of bits |
| / A16 to A23 | | Output | Address: Address bus 16 to 23 |
| P30 | 1 | Input/output | Port 30: I/O port (with built-in pull-up resistor during input mode.) |
| / A8 | | Output | Address: Address bus 8 |
| P31 to P37 | 7 | Input/output | Port 31 to 37: I/O port. Input or output specifiable in units of bits |
| / A9 to A15 | | Output | Address: Address bus 9 to 15 |
| P40 to P47 | 8 | Input/output | Port 4: I/O port. Input or output specifiable in units of bits |
| / A0 to A7 | | Output | Address: Address bus 0 to 7 |
| P50 | 1 | Output | Port 50: Output-only port |
| /RD | | Output | Read: Outputs strobe signal to read external memory (setting P5 |
| | | | <P50> = 0 and P5FC $<$ P50F> = 1 outputs strobe signal at all read |
| | | | timings) |
| P51 | 1 | Output | Port 51: Output-only port. |
| /WR | | Output | Write: Outputs strobe signal to write data on pins D0 to D7 |
| P52 | 1 | Input/output | Port 52: I/O port (with built-in pull-up resistor) |
| / HWR | | Output | Upper write: Outputs strobe signal to write data on pins D8 to D15 |
| P53 | 1 | Input/output | Port 53: I/O port (with built-in pull-up resistor) |
| / BUSRQ | | Input | Bus request: Input pin to request external bus release |
| P54 | 1 | Input/output | Port 54: I/O port (with built-in pull-up resistor) |
| / BUSAK | | Output | Bus acknowledge: Output pin to acknowledge that CPU received |
| | | | BUSRQ and released external bus. |
| P55 | 1 | Input/output | Port 55: I/O port (with built-in pull up resistor) |
| /WAIT | | Input | Wait: Bus wait request pin for CPU (Effective when 1 WAIT + N mode, |
| | | | or 0 + NWAIT mode. Set using bus width/wait control register.) |
| P56 | 1 | Input/output | Port 56: I/O port (with built-in pull-up resistor) |
| /INT0 | | Input | Interrupt request pin 0: Interrupt request pin with programmable |
| | | | level/rising edge. |

Table 2.2.1 Pin names and functions (2/4)

| Pin Name | Number of Pins | Input/Output | Function |
|-----------------|-------------------|--------------|--|
| P57 | 1 | Output | Port 57: Output-only port (with built-in pull-up resistor) |
| / CLKOUT | | Output | CLKOUT output: Outputs external clock divided by 6. |
| | | | Pulled up during reset. |
| P60 | 1 | Input/output | Port 60: I/O port |
| / SS | | Input | SEI slave select input |
| P61 | 1 | Input/output | Port 61: I/O port |
| / MOSI | | Input/output | SEI master output, slave input |
| P62 | 1 | Input/output | Port 62: I/O port |
| / MISO | | Input/output | SEI master input, slave output |
| P63 | 1 | Input/output | Port 63: I/O port |
| / SCLK | | Input/output | SEI clock input/output |
| P70 | 1 | Input/output | Port 70: I/O port |
| /TI0 | | Input | Timer input 0: Input pin for timer 0 |
| /INT1 | | Input | Interrupt request pin 1: Rising-edge interrupt request pin |
| P71 | 1 | Input/output | Port 71: I/O port. |
| /TO1 | | Output | Timer output 1: Output pin for timer 0 or 1 |
| P72 | 1 | Input/output | Port 72: I/O port |
| /TO3 | | Output | Timer output 3: Output pin for timer 2 or 3 |
| /INT2 | | Input | Interrupt request pin 2: Rising-edge interrupt request pin |
| P73 | 1 | Input/output | Port 73: I/O port |
| /TI4 | | Input | Timer input 4: Input pin for timer 4 |
| / INT3 | | Input | Interrupt request pin 3: Rising-edge interrupt request pin 🦵 |
| P74 | 1 | Input/output | Port 74: I/O port |
| /TO5 | | Output | Timer output 5: Output pin for timer 4 or 5 |
| P75 | 1 | Input/output | Port 75: I/O port |
| /TO7 | | Output | Timer output 7: Output pin for timer 6 or 7 |
| /INT4 | | Input | Interrupt request pin 4: Rising-edge interrupt request pin |
| P80 | 1 | Input/output | Port 80: I/O port (with built-in pull-up resistor) |
| /TxD0 | | Output | Serial transmission data 0 |
| P81 | 1 | Input/output | Port 81: I/O port (with built-in pull-up resistor) |
| /RxD0 | | Input | Serial receive data 0 |
| P82 | 1 | Input/output | Port 82: I/O port (with built-in pull-up resistor) |
| /SCLK0 | | Input/output | Serial clock input/output 0 |
| / CTSO | | Input | Serial data ready to send 0 (Clear-to-send) |

Table 2.2.1 Pin names and functions (3/4)

| Pin Name | Number of Pins | Input/Output | Function |
|--------------|-------------------|--------------|--|
| P83 | 1 | Input/output | Port 83: I/O port (with built-in pull-up resistor) |
| /TxD1 | | Output | Serial transmission data 1 |
| P84 | 1 | Input/output | Port 84: I/O port (with built-in pull-up resistor) |
| /RxD1 | | Input | Serial receive data 1 |
| P85 | 1 | Input/output | Port 85: I/O port (with built-in pull-up resistor) |
| /SCLK1 | | Input/output | Serial clock input/output 1 |
| /CTS1 | | Input | Serial data ready to send 1 (Clear-to-send) |
| P86 | 1 | Input/output | Port 86: I/O port (with built-in pull-up resistor) |
| /Tx | | Output | CAN transmission data |
| P87 | 1 | Input/output | Port 87: I/O port (with built-in pull-up resistor) |
| /Rx | | Input | CAN receive data |
| P90 | 1 | Input/output | Port 90: I/O port |
| /TI8 | | Input | Timer input 8: Input pin for timer 8 |
| /INT5 | | Input | Interrupt request pin 5: Interrupt request pin with programmable |
| | | | rising/falling edge |
| P91 | 1 | Input/output | Port 91: I/O port |
| /TI9 | | Input | Timer input 9: Input pin for timer 8 |
| /INT6 | | Input | Interrupt request pin 6: Rising edge interrupt request pin |
| P92 | 1 | Input/output | Port 92: I/O port |
| /TO8 | | Output | Timer output 8: Output pin for timer 8 |
| P93 | 1 | Input/output | Port 93: I/O port |
| /TO9 | | Output | Timer output 9: Output pin for timer 8 |
| P94 | 1 | Input/output | Port 94: I/O port |
| /TIA | | Input | Timer input A: Input pin for timer 9 |
| /INT7 | | Input | Interrupt request pin 7: Interrupt request pin with programmable rising/falling edge |
| P95 | 1 | Input/output | Port 95: I/O port |
| /TIB | | Input | Timer input B: Input pin for timer 9 |
| /INT8 | | Input | Interrupt request pin 8: Rising edge interrupt request pin |
| P96 | 1 | Input/output | Port 96: I/O port |
| /TOA | | Output | Timer output A: Output pin for timer 9 |
| /TOB | | Output | Timer output B: Output pin for timer 9 |
| PA0 to PA2 | 3 | Input | Port A0 to A2: Input-only port |
| / AN0 to AN2 | | Input | Analog input 0 to 2: AD converter input pins |
| PA3 | 1 | Input | Port A3: Input-only port |
| /AN3 | | Input | Analog input 3: AD converter input pin |
| / ADTRG | | Input | External start trigger |

Table 2.2.1 Pin names and functions (4/4)

| Pin Name | Number of Pins | Input/Output | Function |
|--------------------|-------------------|--------------|---|
| PA4 to PA7 | 4 | Input | Port A4 to A7: Input-only port |
| / AN4 to AN7 | | Input | Analog input 4 to 7: AD converter input pins |
| NMI | 1 | Input | Non-maskable interrupt request pin: Interrupt request pin with |
| | | | programmable falling edge or both falling and rising edge |
| | | | \ |
| CLK | 1 | Output | Clock output: Outputs external clock divided by 4. |
| | | | Pulled up during reset. |
| ĒΑ | 1 | Input | External access: Connect to VCC |
| AM8/ 16 | 1 | Input | Address mode: External data bus width select pin |
| | | | Connect this pin to VCC. Data bus width at external access can be |
| | | | set by bus width/wait control register. |
| RESET | 1 | Input | Reset: Initializes TMP95CU54A (with built-in pull-up resistor) |
| VREFH | 1 | Input | Reference voltage input pin for AD converter (high) |
| VREFL | 1 | Input | Reference voltage input pin for AD converter (low) |
| AVCC | 1 | | Power supply pin for AD converter: Connect to power supply |
| AVSS | 1 | | GND pin for AD converter: Connect to GND |
| X1/X2 | 2 | Input/output | Oscillator connecting pin |
| vcc | 3 | | Power supply pin: Connect all VCC pins to power supply |
| VSS | 5 | | GND pin: Connect all VSS pins to GND (0 V) |

Note: Disconnect the pull-up resistors from pins other than \overline{RESET} pin by software. P30 is pulled-up during reset and input mode.

P57 and CLK pin are pulled-up only during reset.

3. Operation

The following describes block by block the functions and basic operation of TMP95CU54A.

Notes and restrictions for each block are outlined in "7. Use Precautions and Restrictions" at the end of this manual.

3.1 CPU

TMP95CU54A incorporates a high-performance 16-bit CPU (900/H-CPU). For CPU operation, see the "TLCS-900/H CPU".

The following describes the unique functions of the CPU used in TMP95CU54A; these functions are not covered in the TLCS-900/H CPU section.

3.1.1 Reset

When resetting the TMP95CU54A microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input to low level for at least 10 system clocks (ten states: $0.83\mu \text{s}$ at 24 MHz).

When the reset is accepted, the CPU:

• Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H - FFFF02H:

```
PC (7 to 0) ← value at FFFF00H address
PC (15 to 8) ← value at FFFF01H address
PC (23 to 16) ← value at FFFF02H address
```

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF2 to 0> of the status register (SR) to 111 (sets the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register to 1 (MAX mode). (Note: As this product does not support a MIN mode, don't write 0 to <MAX>.)
- Clears bits <RFP2 to 0> of the status register to 000 (sets the register bank to 0).

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released. When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.
- Pulls up the CLK pin to high level.

(Note: During reset, do not reduce the external voltage level as this can cause malfunction.)

• Pulls up the P30 pin to high level.

(Note: During reset, do not reduce the external voltage level as this can cause malfunction.)

3.2 Memory Map

Figure 3.2.1 shows the memory map and the access widths for the CPU addressing modes.




Figure 3.2.1 TMP95CU54A Memory Map

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
|---------------------------------|---------------------|--------------------------------|------|
| Power Supply Voltage | Vcc | -0.5 to + 6.5 | V |
| Input Voltage | V _{IN} | – 0.5 to V _{CC} + 0.5 | V |
| Output current (total) | Σl _{OL} | + 120 | mA |
| Output current (total) | Σloh | – 120 | mA |
| Power Dissipation (Ta = + 85°C) | P _D | 600 | mW |
| Soldering Temperature (10 s) | T _{SOLDER} | +260 | °C |
| Storage Temperature | T _{STG} | - 65 to + 150 | °C |
| Operating Temperature | T _{OPR} | -40 to +85 | °C |

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Electrical Characteristics

 $V_{CC} = +5 V \pm 10\%$, $T_{a} = -40 \text{ to } + 85^{\circ}\text{C}$ (fc = 8 to 24 MHz)

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|---|--|---|--|---|--------------------------|
| Input Low Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75) | V _{IL} V _{IL1} | | -0.3 -0.3 | 0.8 0.3 V _{CC} | V V |
| RESET, NMI, INTO to 4 EA, AM8/16 X1 | V _{IL2} V _{IL3} V _{IL4} | | -0.3 -0.3 -0.3 | 0.25 V _{CC} 0.3 0.2 V _{CC} | > > > |
| Input High Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75) | V _{IH} V _{IH1} | | 2.2 0.7 V _{CC} | V _{CC} + 0.3 V _{CC} + 0.3 | V V |
| RESET, NMI, INTO to 4 EA, AM8/16 X1 | V _{IH2} V _{IH3} V _{IH4} | | 0.75 V _{CC} V _{CC} – 0.3 0.8 V _{CC} | V _{CC} + 0.3 V _{CC} + 0.3 V _{CC} + 0.3 | > > > |
| Output Low Voltage | V _{OL} | I _{OL} = 1.6 mA | | 0.45 | V |
| Output High Voltage | V _{OH} V _{OH1} V _{OH2} | I _{OH} = -400 μA I _{OH} = -100 μA I _{OH} = -20 μA | 2.4 0.75 V _{CC} 0.9 V _{CC} | | > > > |
| Darlington Drive Current (8 Output Pins max) | I _{DAR} | $V_{EXT} = 1.5 V$ $R_{EXT} = 1.1 k\Omega$ | – 1.0 | – 3.5 | mA |
| Input Leakage Current Output Leakage Current | I _{LI} I _{LO} | $ \begin{array}{c c} 0.0 \leq \text{Vin} \leq \text{V}_{\text{CC}} \\ 0.2 \leq \text{Vin} \leq \text{V}_{\text{CC}} - 0.2 \end{array} $ | 0.02 (Typ.) 0.05 (Typ.) | ±5 ±10 | μ Α μ Α |
| Operating Current (NORMAL) RUN IDLE2 IDLE1 | lcc | fc = 24 MHz | 70 (Typ.) 35 (Typ.) 30 (Typ.) 5 (Typ.) | 85 50 40 10 | mA mA mA mA |
| STOP (Ta = $-40 \text{ to } + 85^{\circ}\text{C}$) (Ta = $-20 \text{ to } + 70^{\circ}\text{C}$) | | 0.2 ≤ Vin ≤ V _{CC} – 0.2 | 0.5 (Typ.) | 100 50 | μ Α μ Α |
| Power Down Voltage (at STOP, RAM Back up) | V _{STOP} | $V_{IL2} = 0.2 V_{CC},$ $V_{IH2} = 0.8 V_{CC}$ | 2.0 | 6.0 | ٧ |
| Pull Up Registance | R _{RP} | | 45 | 160 | kΩ |
| Pin Capacitance | C _{IO} | fc = 1 MHz | | 10 | pF |
| Schmitt Width RESET, NMI, INTO to 4 | V _{TH} | | 0.4 | 1.0 (Typ.) | ٧ |

Note 1: Typical values are for Ta = +25°C, $V_{CC} = +5$ V

Note 2: IDAR guarantees up to eight pins from any output port.

Refer: IDAR definition diagram.

4.3 AC Electrical Characteristics

 $Vcc = +5 V \pm 10\%$, Ta = -40 to +85°C

(fc = 8 MHz to 24 MHz)

| No. | Parameter | Sumbal | Variable | | 24 N | ЛHz | Unit |
|------|--|------------------|-----------|-----------|------|-----|------|
| INO. | raiametei | Symbol | Min | Max | Min | Max | Onit |
| 1 | Oscillation cycle $(= x)$ | tosc | 42 | 125 | 42 | | ns |
| 2 | Clock pulse width | t _{CLK} | 2.0x - 40 | | 44 | | ns |
| 3 | A0 to 23 valid \rightarrow Clock hold | t _{AK} | 0.5x - 20 | | 1 | | ns |
| 4 | Clock valid → A0 to 23 hold | t _{KA} | 1.5x – 60 | | 3 | | ns |
| 5 | A0 to 23 valid $\rightarrow \overline{RD}/\overline{WR}$ fall | t _{AC} | 1.0x – 20 | | 22 | | ns |
| 6 | $\overline{RD}/\overline{WR}$ rise \rightarrow A0 to 23 hold | t _{CA} | 0.5x - 20 | | 1 | | ns |
| 7 | A0 to 23 valid \rightarrow D0 to 15 input | t _{AD} | | 3.5x – 40 | | 107 | ns |
| 8 | \overline{RD} fall \rightarrow D0 to 15 input | t _{RD} | | 2.5x – 45 | | 60 | ns |
| 9 | RD low pulse width | t _{RR} | 2.5x - 40 | | 65 | | ns |
| 10 | $\overline{\text{RD}}$ rise \rightarrow D0 to 15 hold | t _{HR} | 0 | | 0 | | ns |
| 11 | WR low pulse width | t _{WW} | 2.5x - 40 | | 65 | | ns |
| 12 | D0 to 15 valid $\rightarrow \overline{WR}$ rise | t _{DW} | 2.0x - 40 | | 44 | | ns |
| 13 | WR rise →D0 to 15 hold | t _{WD} | 0.5x - 10 | | 11 | | ns |
| 14 | A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$ | t _{AW} | | 3.5x - 90 | | 57 | ns |
| | A0 to 23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} 0 + \eta \text{ WAIT} \\ \text{mode} \end{pmatrix}$ | t _{AW} | | 1.5x – 40 | | 23 | ns |
| 15 | $\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold} \qquad \begin{pmatrix} 1 \text{ WAIT} \\ + \text{ n mode} \end{pmatrix}$ | t _{CW} | 2.5x + 0 | | 105 | | ns |
| | $\overline{\text{RD/WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold} \qquad \begin{pmatrix} 0 + \eta \text{ WAIT} \\ \text{mode} \end{pmatrix}$ | t _{CW} | 0.5x + 0 | | 21 | | ns |
| 16 | WR rise→ PORT valid | t _{CP} | | 200 | | 200 | ns |


AC measuring conditions

• Output level: High 2.2 V/Low 0.8 V , CL = 50 pF


• Input level: High 2.4 V / Low 0.45 V (D0 to D15)

High $0.8 \times Vcc / Low 0.2 \times Vcc$ (except for D0 to D15)

(1) Read cycle



(2) Write cycle



4.4 Serial Channel Timing

(1) I/O interface mode

① SCLK input mode

 $V_{CC} = +5 V \pm 10\%$, Ta = -40 to +85°C (fc = 8 to 24 MHz)


| Do your otoy | Symbol | Vari | able | 24 N | Unit | |
|------------------------------------|------------------|-----------------------|-----------------------------|-------|------|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| SCLK cycle | t _{SCY} | 16x | | 0.667 | | μS |
| Output Data →SCLK rise/fall* | toss | $t_{SCY}/2 - 5x - 50$ | | 75 | | ns |
| SCLK rise/fall* → Output Data hold | t _{OHS} | 5x – 100 | | 108 | | ns |
| SCLK rise/fall* → input data hold | t _{HSR} | 0 | | 0 | | ns |
| SCLK rise/fall* → valid data input | t _{SRD} | | t _{SCY} – 5x – 100 | | 358 | ns |

^{*)} SCLK rise/fall: In SCLK rising edge mode, SCLK rising edge timing; in SCLK falling edge mode, SCLK falling edge timing

② SCLK output mode

$$V_{CC} = +5 V \pm 10\%$$
, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ (fc = 8 to 24 MHz)

| Davamatas | Constant | Vari | able | 24 MHz | | Unit |
|-------------------------------------|------------------|-----------------------------|-----------------------------|--------|-------|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| SCLK cycle (programmable) | t _{SCY} | 16x | 8192x | 0.667 | 341.3 | μS |
| Output Data → SCLK rising edge | toss | t _{SCY} – 2x – 150 | | 433 | | ns |
| SCLK rising edge → Output Data hold | t _{OHS} | 2x - 80 | | 3 | | ns |
| SCLK rising edge → Input Data hold | t _{HSR} | 0 | | 0 | | ns |
| SCLK rising edge → valid data input | t _{SRD} | | t _{SCY} – 2x – 150 | | 433 | ns |



(2) UART mode (SCLK0 to 1 external input)

 $V_{CC} = +5 V \pm 10\%$, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ (fc = 8 to 24 MHz)

| Doromotor | Symbol | Vari | able | 24 N | Unit | |
|-----------------------------|-------------------|---------|------|------|------|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| SCLK cycle | t _{SCY} | 4x + 20 | | 187 | | ns |
| Low-level SCLK pulse width | t _{SCYL} | 2x + 5 | | 88 | | ns |
| High-level SCLK pulse width | t _{SCYH} | 2x + 5 | | 88 | | ns |

4.5 AD Conversion Characteristics

 $V_{CC} = +5 V \pm 10\%$, Ta = -40 to +85°C (fc = 8 to 24 MHz)

| Parameter | | Symbol | Test Conditions | Min | Тур. | Max | Unit |
|---|-----------------------|-------------------|------------------------------|-----------------------|------|-----------------------|---------|
| AD analog reference su | upply voltage (+) | V _{REFH} | | V _{CC} – 0.2 | | V _{CC} | |
| AD analog reference supply voltage (–) | | V _{REFL} | | V _{SS} | | V _{SS} + 0.2 | $]_{V}$ |
| Analog reference voltage | | AV _{CC} | | V _{CC} – 0.2 | | V _{CC} |] |
| Analog reference voltage | | AVSS | | V _{SS} | | V _{SS} + 0.2 | |
| Analog input voltage | | V _{AIN} | | V _{REFL} | | V _{REFH} | |
| Analog reference voltage supply | <vrefon> = 1</vrefon> | | V _{CC} = +5 V ± 10% | | | 3.7 | mA |
| current | <vrefon> = 0</vrefon> | IREF | V _{CC} = +5 V ± 10% | | 0.02 | 5.0 | μA |
| Total tolerance (excludes quantization | error) | E _T | V _{CC} = +5 V ± 10% | | ± 1 | ±3 | LSB |

Note 1: $1LSB = (V_{REFH} - V_{REFL}) / 2^{10} [V]$

Note 2: Power supply current I_{CC} from the VCC pin includes the power supply current from the AVCC pin.

4.6 Event Counter (External Input Clocks: TI0, TI4, TI8, TI9, TIA, TIB)

 $V_{CC} = +5 V \pm 10\%$, Ta = -40 to +85°C (fc = 8 to 24 MHz)

| Darameter | Symbol | Variable | | 24 MHz | | llni+ |
|---|-------------------|----------|-----|--------|-----|-------|
| Parameter | | Min | Max | Min | Max | Unit |
| External input clock cycle | t _{VCK} | 8x + 100 | | 433 | | ns |
| External low-level input clock pulse width | t _{VCKL} | 4x + 40 | | 207 | | ns |
| External high-level input clock pulse width | t _{VCKH} | 4x + 40 | | 207 | | ns |

4.7 Interrupt Operation


 $V_{CC} = +5 V \pm 10\%$, $Ta = -40 to +85^{\circ}C$ (fc = 8 to 24 MHz)

| Parameter | Symbol | Variable | | 24 MHz | | Unit |
|---------------------------------------|--------------------|----------|-----|--------|-----|------|
| | | Min | Max | Min | Max | Unit |
| NMI, INT0 to 4 low-level pulse width | t _{INTAL} | 4x | | 167 | | ns |
| NMI, INT0 to 4 high-level pulse width | t _{INTAH} | 4x | | 167 | | ns |
| INT5 to INT8 low-level pulse width | t _{INTBL} | 8x + 100 | | 433 | | ns |
| INT5 to INT8 high-level pulse width | t _{INTBH} | 8x + 100 | | 433 | | ns |

4.8 Bus Request/Bus Acknowledge Timing

| $V_{CC} = +5 V \pm$ | t 10%, Ta = | - 40 to + 85°C (fc | = 8 to 24 MHz) |
|---------------------|-------------|--------------------|----------------|
|---------------------|-------------|--------------------|----------------|

| Danamatan | Symbol | Variable | | 24 MHz | | |
|--|-------------------|----------|------------|--------|-----|------|
| Parameter | | Min | Max | Min | Max | Unit |
| BUSRQ setup time for CLK | t _{BRC} | 120 | | 120 | | ns |
| CLK→BUSAK fall | t _{CBAL} | | 2.0x + 120 | | 203 | ns |
| CLK→BUSAK rise | t _{CBAH} | | 0.5x + 40 | | 61 | ns |
| Time from output buffer off until BUSAK falling edge | t _{ABA} | 0 | 80 | 0 | 80 | ns |
| Time from BUSAK rising edge until output buffer on | t _{BAA} | 0 | 80 | 0 | 80 | ns |



Note 1: When BUSRQ goes to low level to request bus release, if the current bus cycle is yet complete due to a wait, the bus is not released until the wait completes.

Note 2: The dotted line indicates only that the output buffer is off, not that the signal is at middle level. Immediately after bus release, the signal level prior to the bus release is held dynamically by the external load capacitance. Therefore, designs should allow for the fact that when using an external resistor or similar to fix the signal level while the bus is released, after bus release a delay occurs before the signal goes to its fixed level (due to the CR time constant). The internal programmable pull-up resistor continues to function in accordance with the internal signal level.