Low Voltage / Low Power CMOS 16-bit Micro-controller

TMP93PS44F

1. **Outline and Device Characteristics**

The TMP93PS44 is OTP type MCU which includes 64 Kbyte One-time PROM. Using the adaptersocket, you can write and verify the data for the TMP93PS44. The TMP93PS44F has the same pinassignment as TMP93CS44 (Mask ROM type).

Writing the program to Built-in PROM, the TMP93PS44 operates as the same way as the TMP93CS44.

MCU	ROM	RAM	Package	Adapter Socket
TMP93PS44F	OTP 64 Kbyte	2 Kbyte	P-LQFP80-1212-0.50A	BM11128

980910EBP1

● For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The products described in this document are subject to the foreign exchange and foreign trade laws.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.



Purchase of TOSHIBA I2 C components conveys a license under the Philips I2 C Patent Rights to use these components in an I2 C system, provided that the system conforms to the I2 C Standard Specification as defined by Philips.

> 93PS44-1 2000-02-09



Note: The items in parentheses () are the initial setting after reset.

Figure 1.1 TMP93PS44 Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for the TMP93PS44, their names and outline functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93PS44F.




Figure 2.1.1 Pin Assignment (P-LQFP80-1212-0.50A)

2.2 Pin Names and Functions

The TMP93PS44 has MCU mode and PROM mode.

(1) Table 2.2.1 shows pin function of TMP93PS44 in MCU mode.

Table 2.2.1 Pin Names and Function (1/3)

Pin name	Number of pins	I/O	Functions				
P00 to P07		I/O	Port 0: I/O port that allows selection of I/O on a bit basis				
/ AD0 to AD7	8	3-state	Address/data (lower): Bits 0 to 7 for address/data bus				
P10 to P17		I/O	Port 1: I/O port that allows selection of I/O on a bit basis				
/ AD8 to AD15	8	3-state	Address/data (upper): Bits 8 to 15 for address/data bus				
/ A8 to A15		Output	Address: Bits 8 to 15 for address bus				
P20 to P27		I/O	Port 2: I/O port that allows selection of I/O on a bit basis				
			(with pull-up resistor)				
/ A0 to A7	8		Address: Bits 0 to 7 for address bus				
/ A16 to A23		Output	Address: Bits 16 to 23 for address bus				
P30	1	Output	Port 30: Output port				
/ RD	ı	Output	Read: Strobe signal for reading external memory				
P31	1	Output	Port 31: Output port				
/ WR	1	Output	Write: Strobe signal for writing data on pins AD0 to 7				
P32		I/O	Port 32: I/O port (with pull-up resistor)				
/ HWR	1	Output	High write: Strobe signal for writing data on pins AD8 to 15				
/ SCK		I/O	Mode clock SBI SIO mode clock				
P33		I/O	Port 33: I/O port				
/so	1	Output	Serial Send Data				
/ SDA		I/O	SBI I ² C bus mode channel data				
P34		I/O	Port 34: I/O port				
/ SI	1	Input	Serial Receive Data				
/ SCL		I/O	SBI I ² C bus mode clock				
P35		I/O	Port 35: I/O port				
/INT0	1		Interrupt request pin 0: Interrupt request pin with				
/ INTO			programmable level/rising edge $\int \int \int$				
P40		I/O	Port 40: I/O port				
/ TIO	1	Input	Timer input 0: Timer 0 input				
/INT1		Input	Interrupt request pin 1: Interrupt request pin with rising edge 🗹				
P41	1	I/O	Port 41: I/O port				
/TO3	ı	Output	PWM output 3: 8-bit PWM timer 3 output				
P42		I/O	Port 42: I/O port				
	1	Input	Timer input 4: Timer 4 count / capture trigger signal input				
/TI4	'	Input	Interrupt request pin 4: Interrupt request pin with				
/INT4			programmable rising / falling edge				
P43			Port 43: I/O port				
/TI5	1	Input	Timer input 5: Timer 4 count / capture trigger signal input				
/ INT5		Input					
P44	1	I/O	Port: I/O port				
/TO4	'	Output	Timer output 4: Timer 4 output pin				

Table 2.2.1 Pin Names and Function (2/3)

Pin name	Number of pins	I/O	Functions
P45		I/O	Port 45: I/O port
/ TI6	1 1	Input	Timer input 6: Timer 5 count / capture trigger signal input
/ INT6	'	Input	Interrupt request pin 6: Interrupt request pin with programmable rising / falling edge
P46		I/O	Port 46: I/O port
/ TI7	1 1	Input	Timer input 7: Timer 5 count / capture trigger signal input
/INT7		Input	Interrupt request pin 7: Interrupt request pin with rising edge
P47	1	I/O	Port 47: I/O port
/TO6	1	Output	Timer output 6: Timer 5 output pin
P50 to P52,		Input	Port 50 to Port 52, Port 54 to Port 57: Input port
P54 to P57 / AN0 to AN2, AN4 to AN7	7	Input	Analog input: Analog signal input for AD converter
P53		Input	Port53: Input Port
/ AN3	1 [Input	Analog input: Analog signal input for AD converter
/ ADTRG		Input	AD converter external start trigger input
P60	1	I/O	Port 60: I/O port (with pull-up resistor)
/TXD0	1	Output	Serial send data 0
P61	1	I/O	Port 61: I/O port (with pull-up resistor)
/RXD0	I	Input	Serial receive data 0
P62		I/O	Port 62: I/O port (with pull-up resistor)
/ CTSO	1 1	Input	Serial data send enable 0 (Clear to Send)
/ SCLK0		I/O	Serial Clock I/O 0
P63	1 1	I/O	Port 63: I/O port (with pull-up resistor)
/TXD1	'	Output	Serial send data 1
P64	1 1	I/O	Port 64: I/O port (with pull-up resistor)
/RXD1	'	Input	Serial receive data 1
P65		I/O	Port 65: I/O port (with pull-up resistor)
/ CTS1	1	Input	Serial data send enable 1 (Clear to Send)
/ SCLK1		I/O	Serial clock I/O 1
P66	1		Port 66: I/O port (Open Drain Output)
XT1	'	Input	Low Frequency Oscillator connecting pin
P67	1 1	I/O	Port 67: I/O port (Open Drain Output)
XT2	'	Output	Low Frequency Oscillator connecting pin
P70		I/O	Port 70: I/O port (High current output available)
/WAIT	1 1	Input	WAIT: Pin used to request CPU bus wait (It is active in 1 WAIT + N
/ VV/AII			mode. Set by the Bus-width / wait control register.)
P71 to P77	7	I/O	Port 7: I/O port (High current output available)

Table 2.2.1 Pin Names and Function (3/3)

Pin name	Number of pins	I/O	Functions
AVCC	1	Input	Power supply pin for AD converter
AVSS	1	Input	GND pin for AD converter (0 V)
VREFH	1	Input	Pin for high level reference voltage input to AD converter
VREFL	1	Input	Pin for low level reference voltage input to AD converter
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at falling and rising edges by program.
X1	1	Input	High Frequency Oscillator connecting pin
X2	1	Output	High Frequency Oscillator connecting pin
RESET	1	Input	Reset: Initializes TMP93PS44. (With pull-up resistor)
ALE	1	Output	Address Latch Enable Can be disabled for reducing noise.
CLK	1	Output	Clock output: Outputs "f _{SYS} ÷ 2" Clock. Pulled-up during reset. Can be disabled for reducing noise.
ĒĀ	1	Input	
AM8/ 16	1	Input	Address Mode: Selects external Data Bus width. "1" should be inputted. The Data Bus Width for external access is set by Chip Select / WAIT Control register, Port 1 Control register.
vcc	2	Input	
VSS	2	Input	GND pin (All VSS pins are connected to the GND (0 V).)
TEST1/TEST2	2	Output / Input	TEST1 Should be connected with TEST2 pin.

Note: Built-in pull-up resistors can be released from the pins other than the \overline{RESET} pin by software.

(2) PROM mode

Table 2.2.2 shows pin function of the TMP93PS44 in PROM mode.

Table 2.2.2 Pin Name and function of PROM mode

Pin function	Number of	Input/	Function	Pin name (MCU mode)				
.7	pins	Output						
A7 to A0	8	Input		P27 to P20				
A15 to A8	8	Input	Memory address of program	P17 to P10				
A16	1	Input		P33				
D7 to D0	8	I/O	Memory data of pfogram	P07 to P00				
CE	1	Input	Chip enable	P32				
ŌĒ	1	Input	Output control	P30				
PGM	1	Input	Program control	P31				
VPP	1	Power supply Power	12.75 V / 5 V (Power supply of program)	ĒΑ				
vcc	3	Power supply Power	6.25 V / 5 V	VCC, AVCC				
VSS	3	Power supply	0 V	VSS, AVSS				
Pin function	Number of pins	Input / Output	Disposal of pin					
P60	1	Input	Fix to low level (security pin)					
RESET	1	Input	5					
CLK	1	Input	Fix to low level (PROM mode)					
ALE	1	Output	Open					
X1	1	Input	Self oscillation with resonator					
X2	1	Output	Sen oscillation with resolution					
P66 to P61 AM8 / 16	7	Input	Fix to high level					
TEST1/TEST2	2	Input / Output	Short					
P35, P34 P47 to P40 P57 to P50 P67 P77 to P70 VREFH VREFL NMI	30	I/O	Open					

3. Operation

This section describes the functions and basic operational blocks of the TMP93PS44.

The TMP93PS44 has PROM in place of the mask ROM which is included in the TMP93CS44. The other configuration and functions are the same as the TMP93CS44. Regarding the function of the TMP93PS44 (not described), see the part of TMP93CS44.

The TMP93PS44 has two operational modes: MCU mode and PROM mode.

3.1 MCU mode

Mode-setting and function

The MCU mode is set by opening the CLK pin (pin open). In the MCU mode, the operation is same as TMP93CS44.

(2) Memory-map

The memory map of TMP93PS44 is same as that of TMP93CS44. Figure 3.1.1 shows the memory map in MCU mode. Figure 3.1.2 show that in PROM mode.




Figure 3.1.1 Memory map in MCU mode

Figure 3.1.2 Memory map in PROM mode

Internal PROM (64 Kbyte)

Unused area (64 Kbyte)

4. Electrical Characteristics

4.1 Absolute Maximum Ratings (TMP93PS44)

"X" used in an expression shows a cycle of clock frpH selected by SYSCR1 < SYSCK >. If a clock gear or a low speed oscillator is selected, a value of "X" is different. The value as an example is calculated at fc, gear = 1/fc (SYSCR1 < SYSCK, GEAR 2 to 0 > = "0000").

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	– 0.5 to 6.5	V
Input Voltage		except \overline{EA} pir -0.5 to $Vcc + 0.5$	V
Input Voltage	V _{IN}	EA pin – 0.5 to 14.0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Output current (Per 1 pin) P7	I _{OL1}	20	mA
Output current (Per 1 pin) except P7	I _{OL2}	2	mA
Output Current (P7 total)	Σ l _{OL1}	80	mA
Output Current (total)	ΣI_{OL}	120	mA
Output Current (total)	Σl _{OH}	- 80	mA
Power Dissipation (Ta = 85° C)	P_{D}	350	mW
Soldering Temperature (10 s)	T _{SOLDER}	260	°C
Storage Temperature	T _{STG}	– 65 to 150	°C
Operating Temperature	T_{OPR}	– 40 to 85	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

 $Ta = -40 \text{ to } 85^{\circ}C$

	Parameter	Symbol	Condition	Min	Typ. (Note)	Max	Unit
Power Supply Voltage $ \begin{pmatrix} AV_{CC} = V_{CC} \\ AV_{SS} = V_{SS} = 0V \end{pmatrix} $		Vcc	fc = 4 to 20 MHz fs = 30 to fc = 4 to 12.5 MHz 34 kHz	4.5 2.7		5.5	٧
	AD0 to 15	V _{IL}	Vcc ≥ 4.5 V Vcc < 4.5 V			0.8 0.6	
Voltage R	Port2 to 7 (except P35) RESET, NMI, INT0 EA, AM8/16 X1	V _{IL1} V _{IL2} V _{IL3} V _{IL4}	Vcc = 2.7 to 5.5 V	-0.3		0.3 Vcc 0.25 Vcc 0.3 0.2 Vcc	
Input High T	AD0 to 15	V _{IH}	Vcc ≥ 4.5 V Vcc < 4.5 V	2.2 2.0			V
	Port2 to 7 (except P35) RESET, NMI, INT0 EA, AM8/16 X1	V _{IH1} V _{IH2} V _{IH3} V _{IH4}	Vcc = 2.7 to 5.5V	0.7 Vcc 0.75 Vcc Vcc – 0.3 0.8Vcc		Vcc + 0.3	
Output Lov	v Voltage	V _{OL}	I _{OL} = 1.6 mA (Vcc = 2.7 to 5.5 V)			0.45	٧
Output Lov	v current (P7)	I _{OL7}	$V_{OL} = 1.0V$ $\frac{(Vcc = 5 V \pm 10\%)}{(Vcc = 3 V \pm 10\%)}$	16 7			mA
Output High Voltage		V _{OH1}	$I_{OH} = -400 \ \mu A$ (Vcc = 3 V ± 10%)	2.4			٧
		V _{OH2}	$I_{OH} = -400 \ \mu A$ (Vcc = 5 V ± 10%)	4.2			٧

Note: Typical values are for Ta = 25°C and V_{CC} = 5 V unless otherwise noted.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ.(Note1)	Max	Unit	
Darlington Drive Current (8 Output Pins Max)	I _{DAR} (Note2)	$V_{EXT} = 1.5 \text{ V}$ $R_{EXT} = 1.1 \text{ k}\Omega$ (Vcc = 5 V ± 10% only)	-1.0		- 3.5	mA	
Input Leakage Current	ILI	$0.0 \le V_{IN} \le V_{CC}$		0.02	± 5	μΑ	
Output Leakage Current	I _{LO}	$0.2 \leq V_{IN} \leq V_{CC} - 0.2$		0.05	± 10	$ {}^{\mu}$	
Power Down Voltage (at STOP, RAM Back up)	V _{STOP}	$V_{IL2} = 0.2 \text{ Vcc},$ $V_{IH2} = 0.8 \text{ Vcc}$	2.0		6.0	<	
		Vcc = 5.5 V	45		130		
Pull Up Resistance	R _{PU}	Vcc = 4.5 V	50		160	$\left \begin{array}{c} \mathbf{k} \Omega \end{array} \right $	
l op Kesistance	1170	Vcc = 3.3 V	70		280] \\^32	
		Vcc = 2.7 V	90		400		
Pin Capacitance	C _{IO}	fc = 1 MHz			10	pF	
Schmitt Width RESET, NMI, INTO	V _{TH}		0.4	1.0		<	
NORMAL (Note3)	lcc	Vcc = 5 V ± 10%		19	25		
RUN		fc = 20 MHz		17	25	1	
IDLE2]			12	17	1	
IDLE1	1			3.5	5	mA	
NORMAL (Note3)	1	Vcc = 3 V ± 10%		6.5	10]'''^	
RUN]	fc = 12.5 MHz (Typ.: Vcc = 3.0 V)		5.0	9	1	
IDLE2		(Typ.: Vcc = 3.0 V)		4.5	6.5]	
IDLE1	1			0.8	1.5	1	
SLOW (Note3)]	Vcc = 3 V ± 10%		20	35		
RUN	1	fs = 32.768 kHz (Typ.: Vcc = 3.0 V)		16	30	ا ۸ ا	
IDLE2	1	(Typ vcc = 3.0 v)		15	25	$\mid \mu A \mid$	
IDLE1	1			5	15	1	
STOP		$Ta \le 50^{\circ}C$ $Vcc =$ $Ta \le 70^{\circ}C$ $2.7 V$ $Ta \le 85^{\circ}C$ to 5.5 \	/	0.2	10 20 50	μΑ	


Note 1: Typical values are for Ta = 25° C and $V_{CC} = 5$ V unless otherwise noted.

Note 2: I_{DAR} is guranteed for total of up to 8 ports.

Note 3: ICC measurement conditions (NORMAL, SLOW):

Only CPU is operational; output pins are open and input pins are fixed.

(Reference) Definition of IDAR



4.3 AC Electrical Characteristics

(1) $Vcc = 5 V \pm 10\%$

No.	Parameter	Symbol	Vari	able	16 N	ЛHz	20 N	ИHz	Unit
INO.	raiailletei	Зуптоот	Min	Max	Min	Max	Min	Max	Unit
1	Osc. Period (=x)	tosc	50	31250	62.5		50		ns
2	CLK width	t _{CLK}	2x - 40		85		60		ns
3	A0 to 23 Valid→CLK Hold	t _{AK}	0.5x - 20		11		5		ns
4	CLK Valid→ A0 to 23 Hold	t _{KA}	1.5x – 70		24		5		ns
5	A0 to 15 Valid→ ALE fall	t _{AL}	0.5x – 15		16		10		ns
6	ALE fall → A0 to 15 Hold	t _{LA}	0.5x - 20		11		5		ns
7	ALE High width	t _{LL}	x – 40		23		10		ns
8	ALE fall→RD/WR fall	t_{LC}	0.5x - 25		6		0		ns
	RD/WR rise→ ALE rise	t _{CL}	0.5x - 20		11		5		ns
10	A0 to 15 Valid→RD/WR fall	t _{ACL}	x – 25		38		25		ns
11	A0 to 23 Valid→RD/WR fall	t _{ACH}	1.5x – 50		44		25		ns
		tcA	0.5x – 25		6		0		ns
	A0 to 15 Valid \rightarrow D0 to 15 input	t _{ADL}		3.0x – 55		133		95	ns
14	A0 to 23 Valid \rightarrow D0 to 15 input	t _{ADH}		3.5x – 65		154		110	ns
15	112 1411 1 2 3 3 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1	t _{RD}		2.0x – 60		65		40	ns
16	RD Low pulse width	t _{RR}	2.0x – 40		85		60		ns
17	RDrise→ D0 to 15 Hold	t _{HR}	0		0		0		ns
18	RDrise→A0 to 15output	t _{RAE}	x – 15		48		35		ns
19	WR Low pulse width	tww	2.0x - 40		85		60		ns
20	D0 to 15 Valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0x – 55		70		45		ns
21	WR rise →D0 to 15 Hold	t _{WD}	0.5x – 15		16		10		ns
22		t _{AWH}		3.5x – 90		129		85	ns
23	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{WAIT}}{+ \text{n mode}}$	t _{AWL}		3.0x – 80		108		70	ns
24	(Tillious)	t _{CW}	2.0x + 0		125		100		ns
	A0 to 23 Valid→ PORT input	t _{APH}		2.5x – 120		36		5	ns
26	A0 to 23 Valid→ PORT Hold	t _{APH2}	2.5x + 50		206		175		ns
27	WR rise→ PORT Valid	t _{CP}		200		200		200	ns

AC Measuring Conditions

 Output Level: High 2.2 V / Low 0.8 V, CL = 50 pF (However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, RD, WR, HWR, CLK)

• Input Level: High 2.4 V / Low 0.45 V (AD0 to AD15)

High 0.8 Vcc / Low 0.2 Vcc (Except for AD0 to AD15)

(2) $Vcc = 3 V \pm 10\%$


No.	Parameter	Symbol	Vari	able	12.5	MHz	Unit
INO.	rarameter	Зуппоот	Min	Max	Min	Max	Unit
1	Osc. Period (=x)	tosc	80	31250	80		ns
2	CLK width	t _{CLK}	2x – 40		120		ns
3	A0 to 23 Valid→CLK Hold	t_{AK}	0.5x - 30		10		ns
4	CLK Valid→ A0 to 23 Hold	t _{KA}	1.5x - 80		40		ns
5	A0 to 15 Valid→ ALE fall	t_{AL}	0.5x - 35		5		ns
6	ALE fall → A0 to 15 Hold	t_{LA}	0.5x - 35		5		ns
7	ALE High width	t _{LL}	x – 60		20		ns
8	ALE fall → RD/WR fall	t_{LC}	0.5x - 35		5		ns
9	RD/WR rise→ ALE rise	t_{CL}	0.5x - 40		0		ns
	A0 to 15 Valid→ RD/WR fall	t _{ACL}	x – 50		30		ns
11	A0 to 23 Valid→ RD/WR fall	t _{ACH}	1.5x – 50		70		ns
12	RD/WR rise→ A0 to 23 Hold	t _{CA}	0.5x - 40		0		ns
13	A0 to 15 Valid \rightarrow D0 to 15 input	t _{ADL}		3.0x – 110		130	ns
14	A0 to 23 Valid \rightarrow D0 to 15 input	t _{ADH}		3.5x – 125		155	ns
15	\overline{RD} fall \rightarrow D0 to 15 input	t_{RD}		2.0x – 115		45	ns
16	RD Low pulse width	t _{RR}	2.0x - 40		120		ns
17	RDrise→ D0 to 15 Hold	t_{HR}	0		0		ns
18	RDrise→ A0 to 15output	t _{RAE}	x – 25		55		ns
19	WR Low pulse width	t _{WW}	2.0x - 40		120		ns
20	D0 to 15 Valid $\rightarrow \overline{WR}$ rise	t_{DW}	2.0x - 120		40		ns
21	WR rise →D0 to 15 Hold	t_{WD}	0.5x - 40		0		ns
22	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$	t _{AWH}		3.5x – 130		150	ns
23	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$	t _{AWL}		3.0x - 100		140	ns
24	$\overline{RD/WR}$ fall $\rightarrow \overline{WAIT}$ Hold $\begin{pmatrix} 1 & WAIT \\ + n & mode \end{pmatrix}$	t _{CW}	2.0x + 0		160		ns
25	A0 to 23 Valid→ PORT input	t _{APH}		2.5x – 120		80	ns
26	A0 to 23 Valid→ PORT Hold	t _{APH2}	2.5x + 50		250		ns
27	WR rise→ PORT Valid	t _{CP}		200		200	ns

AC Measuring Conditions


• Output Level: High $0.7 \times V_{CC} / Low 0.3 \times V_{CC}$, CL = 50 pF

• Input Level: High 0.9 × V_{CC} / Low 0.1 × V_{CC}

(3) Read Cycle



(4) Write Cycle



4.4 Serial Channel Timing

(1) I/O Interface Mode

① SCLK Input Mode

Parameter	Symbol	Variable		(Note) 32.768 MHz		12.5 MHz		20 MHz		Unit
Faranietei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Onit
SCLK cycle	t _{SCY}	16X		488 μs		1.28		0.8		μS
Output Data → falling edge of SCLK	toss	t _{SCY} /2 – 5X – 50		91.5 μs		190		100		ns
SCLK rising / falling edge → Output Data hold	t _{OHS}	5X – 100		152 <i>μ</i> s		300		150		ns
SCLK rising / falling edge → Input Data hold	t _{HSR}	0		0		0		0		ns
SCLK rising / falling edge → effective data input	t _{SRD}		t _{SCY} – 5X – 100		336 μs		780		450	ns


Note 1: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.

Note 2: SCLK rising/falling timing; SCLK rising in the rising mode of SCLK, SCLK falling in the falling mode of SCLK.

② SCLK Output Mode

Parameter	Symbol	Variable		32.768 MHz		12.5 MHz		20 MHz		Unit
Faranietei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	
SCLK cycle (Programmable)	t _{SCY}	16X	8192X	488 μs	250 ms	1.28	655.36	0.8	409.6	μS
Output Data → SCLK rising edge	toss	t _{SCY} – 2X – 150		427 μs		970		550		ns
SCLK rising edge→Output Data hold	t _{OHS}	2X – 80		60 μs		80		20		ns
SCLK rising edge→Input Data hold	t _{HSR}	0		0		0		0		ns
SCLK rising edge → effective Data input	t _{SRD}		t _{SCY} – 2X – 150		428 μs		970		550	ns

Note: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.



(2) UART Mode (SCLKO, 1 are external input)

Dovometer	Cumbal	Vari	able	32.768	kH z	12.5	MHz	20 N	/lHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	4x + 20		122 μs		340		220		ns
SCLK Low level pulse width	t _{SCYL}	2x + 5		6 μs		165		105		ns
SCLK High level pulse width	t _{SCYH}	2x + 5		6 μs		165		105		ns

Note: When fs is used as system clock or fs divided by 4 is used as input clock to prescaler.

4.5 AD Conversion Characteristics

 $AV_{CC} = V_{CC}$, $AV_{SS} = V_{SS}$

Parameter	Symbol	Power Supply	Min	Тур.	Max	Unit
Analan vafavanaa valtana (,)	V	V _{CC} = 5 V ± 10%	V _{CC} – 0.2 V	V _{CC}	V _{CC}	
Analog reference voltage (+)	V_{REFH}	V _{CC} = 3 V ± 10%	V _{CC} – 0.2 V	V _{CC}	V _{CC}	
Analog reference veltage ()	V	V _{CC} = 5 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2 V	V
Analog reference voltage (–)	V_{REFL}	V _{CC} = 3 V ± 10%	V _{SS}	V _{SS}	V _{SS} + 0.2 V	
Analog input voltage range	V _{AIN}		VREFL		VREFH	
Analog current for analog reference voltage		V _{CC} = 5 V ± 10%		0.5	1.5	mA
<pre><vrefon> = 1</vrefon></pre>		V _{CC} = 3 V ± 10%		0.3	0.9] ""A
<vrefon> = 0</vrefon>	(VREFL = OV)	V _{CC} = 2.7 to 5.5 V		0.02	5.0	μΑ
Error		V _{CC} = 5 V ± 10%		± 1.0	± 3.0	- LSB
(except quantization errors)	_	V _{CC} = 3 V ± 10%		± 1.0	± 5.0	136

Note 1: $1LSB = (VREFH - VREFL) / 2^{10} [V]$

Note 2: The operation above is guaranteed for $f_{FPH} \ge 4$ MHz.

Note 3: The value I_{CC} includes the current which flows through the AVCC pin.

4.6 Event Counter Input Clock (external input clock: TI0, TI4, TI5, TI6, TI7)

Parameter	Cumahal	Varia	ble	12.5	MHz	201	VIHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock Cycle	t _{VCK}	8X + 100		740		500		ns
Low level clock Pulse width	t _{VCKL}	4X + 40		360		240		ns
High level clock Pulse width	t _{VCKH}	4X + 40		360		240		ns

4.7 Interrupt and Capture Operation

(1) NMI, INTO Interrupts

Darameter	Symbol	Vari	able	12.5	MHz	20 N	ЛНz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Onit
NMI, INTO Low level Pulse width	t _{INTAL}	4X		320		200		ns
NMI, INTO High level Pulse width	t _{INTAH}	4X		320		200		ns

(2) INT1, 4 to 7 Interrupts and Capture


Dozometov	Cumph of	Vari	able	12.5	MHz	20 N	ЛHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	in Max	Unit
INT1, INT4 to INT7 Low level Pulse width	t _{INTBL}	4X + 100		420		300		ns
INT1, INT4 to INT7 High level Pulse width	t _{INTBH}	4X + 100		420		300		ns

4.8 Serial Bus Interface Timing

(1) I²C bus Mode

Devenuetor	Cala al		1144		
Parameter	Symbol	Min	Тур.	Max	Unit
START command → SDA fall	t _{GSTA}	3X			s
Hold time START condition	t _{HD} : _{STA}	2 ⁿ X			S
SCL Low level pulse width	t _{LOW}	2 ⁿ X			s
SCL High level pulse width	t _{HIGH}	2°X + 12X			S
Data hold time (input)	t _{HD} : _{IDAT}	0			ns
Data set-up time (input)	t _{SU} : _{IDAT}	250			ns
Data hold time (output)	t _{HD} :ODAT	7X		11X	S
Data output → SCL Rising edge	t _{ODAT}		2 ⁿ X - t _{HD} : _{ODAT}		S
STOP command → SDA fall	t _{FSDA}	3X			S
SDA Falling edge → SCL Rising edge	t _{FDRC}	2 ⁿ X			S
Set-up time STOP condition	t _{SU} : _{STO}	2°X + 16X			S

Note: "n" value is set by SBICR1 <SCK2 to 0>




(2) Clocked-synchronous 8-bit SIO Mode

① SCK Input Mode

Parameter	Sumbal	Vari	Unit	
Parameter	Symbol	Min	Max	Unit
SCK cycle	t _{SCY2}	25X		s
SCK falling edge→ Output data hold	t _{OHS2}	6X		s
Output data → SCK rising edge	t _{OSS2}	t _{SCY2} – 6X		s
SCK rising edge→Input data hold	t _{HSR2}	6X		ns
Input data→SCK rising edge	t _{ISS2}	0		ns

② SCK Output Mode

Parameter	Symbol	Vari	Unit	
Parameter	Symbol	Min	Max	Unit
SCK cycle	t _{SCY2}	2 ⁵ X	2 ¹¹ X	s
SCK falling edge \rightarrow Output data hold	t _{OHS2}	2X		s
Output data→SCK rising edge	t _{OSS2}	t _{SCY2} – 2X		s
SCK rising edge→Input data hold	t _{HSR2}	2X		s
Input data→SCK rising edge	t _{ISS2}	0		ns




4.9 Read operation in PROM mode

DC / AC characteristics

 $Ta = 25 \pm 5$ °C $Vcc = 5 V \pm 10$ %

Parameter	Symbol	Condition	Min	Max	Unit
V _{PP} Read Voltage Input High Voltage (A0 to A16, CE, OE, PGM) Input Low Voltage (A0 to A16, CE, OE, PGM)	V _{PP} V _{IH1} V _{IL1}	- - -	4.5 2.2 – 0.3	5.5 V _{CC} + 0.3 0.8	< < < < < < < < < < < < < < < < < < <
Address to Output Delay	t _{ACC}	$C_L = 50 PF$	-	2.25TCYC + α	ns

TCYC = 400 ns (10 MHz Clock) α = 200 ns




4.10 Program operation in PROM mode

DC / AC characteristics

 $Ta = 25 \pm 5$ °C $Vcc = 6.25 V \pm 0.25 V$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Programming Supply Voltage Input High Voltage	V _{PP} V _{IH}	<u>-</u> -	12.50 2.6	12.75	13.00 V _{CC} + 0.3	V V
(D0 to D7, A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$) Input Low Voltage (D0 to D7, A0 to A16, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{PGM}}$)	V _{IL}	_	- 0.3		0.8	V
V _{CC} Supply Current	Icc	fc = 10 MHz	_		50	mA
V _{PP} Supply Current	Ірр	$V_{PP} = 13.00 \text{ V}$	-		50	mA
PGM Program Pulse Width	t _{PW}	$C_L = 50 PF$	0.095	0.1	0.105	ms



- Note 1: The power supply of V_{PP} (12.75 V) must br set power-on at the same time or the later time for a power supply of V_{CC} and must be clear power-on at the same time or early time for a power supply of V_{CC} .
- Note 2: The pulling up/down device on condition of $V_{PP} = 12.75 \text{ V}$ suffers a damage for the device.
- Note 3: The maximum spec of Vpp pin is 14.0 V. Be carefull a overshoot at the programming.