

CMOS 8-Bit Microcontroller

TMP87CH34BN, TMP87CK34BN, TMP87CM34BN

The 87CH34B/K34B/M34B is the high speed and high performance 8-bit single chip microcomputer. This MCU contains CPU core, ROM, RAM, input/output ports, six multi-function timer/counter, serial interface, on-screen display, PWM, 6-bit A/D conversion inputs and remote control signal processor on a chip.


The functions of the OSD circuit conform to the on-screen display functions of closed caption decoders based on FCC standards.

Part No.	ROM	RAM	Package	OTP MCU
TMP87CH34BN	16 Kbytes	1 Kbytes	SDIP42-P-600	TMP87PM34AN
TMP87CK34BN	24 Kbytes			
TMP87CM34BN	32 Kbytes			

Features

- ◆ 8-bit single chip microcomputer TLCS-870 Series
- ◆ Instruction execution time : 0.5 μ s (at 8 MHz)
- ◆ 412 basic instructions
 - Multiplication and Division (8 bits \times 8 bits , 16 bits \div 8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive Or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- ◆ 14 interrupt sources (External : 5, Internal : 9)
 - All sources have independent latches each, and nested interrupt control is available.
 - 4 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- ◆ Input/Output ports (33 pins)
 - High current output : 4pins (typ. 20 mA)
- ◆ Two 16-bit Timer/Counters
- ◆ Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement) modes
- ◆ Time Base Timer (Interrupt frequency : 1 Hz to 16 kHz)
- ◆ Watchdog Timer
 - Interrupt source/reset output (programmable)

SDIP42-P-600-1.78



TMP87CH34BN
TMP87CK34BN
TMP87CM34BN

980910EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

◆Serial Interface

- I²C-bus (Single master) / 8-bits SIO timeshared 2-ch

◆On-screen display circuit

- Character patterns : 256 characters
- Character displayed : 32 column 8 lines
- Composition : 8 × 9 dots
- Size of character : 3kinds (line by line)
- Color of character : 7 kinds (character by character)
- Variable display position : Horizontal/Vertical 128/256 steps
- Fringing, Smoothing function
- Conform to US CLOSED CAPTION DECODER REGULATION

◆PWM outputs

- 14-bit PWM output (1 channel)
- 7-bit PWM outputs (9 channels)


◆6-bit A/D conversion input (4 channels)**◆Pulse output (Clock for PLL IC)****◆Remote control signal processor****◆Jitter elimination circuit****◆Data slicer circuit****◆Two Power saving operating modes**

- STOP mode : Oscillation stops. Battery/Capacitor back-up. Port output hold/high-impedance.
- IDLE mode : CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.


◆Emulation Pod : BM87CM34AN0A

Pin Assignments (Top View)

SDIP42-P-600-1.78



Block Diagram



Pin Function

Pin Name	Input/Output	Function	
P20 (INT5/STOP)	I/O (Input)	1-bit input / output port with latch. When used as an input port, or an interrupt input/STOP mode release signal input, the latch must be set to "1".	External interrupt input 5 / STOP mode release signal input
P35 (SI1/SDA1)	I/O (Input, I/O)	6-bit input/output port with latch. When used as an input port, a serial interface input/output, a timer/counter input, a remote control signal processor input, data slicer input, or an interrupt input, the latch must be set to "1".	SIO1 serial data input/I ² Cbus2 serial data input/output
P34 (SCK1/SCL1)	I/O (Input, I/O)		SIO1 serial clock data input/I ² Cbus2 serial clock input/output
P33 (TC4/VIN0)	I/O (Input, Input, Input)		Timer/counter 4 input/Video signal input 0
P32 (VIN1/CSIN)	I/O (Input, Input, Input)		Video signal input 1 /Composit sync input
P31 (INT4/TC3)	I/O (Input, Input)		External interrupt input 4/Timer/Counter 3 input
P30 (INT3/RXIN)	I/O (Input, Input)		External interrupt input 3 / remote control signal processor input
P47 (PWM7) to P41 (PWM1)	I/O (Output)	8-bit programable input/output port (tri-state). Each bit of this port can be individually as an input or an output under software control. During reset, all bits are configured as inputs. When used as a PWM output, the latch must be set to "1".	7-bit PWM outputs
P40 (PWM0)			14-bit PWM output
P57 (CIN3) to P54 (CIN0)	I/O (Input)	8-bit input/output port with latch. (P57~P54 : tri-state)	Comparator inputs
P53 (INT2 / TC1)	I/O (Input, Input)	Each bit of this port can be individually as an input or an output under software control. When used as an input port, a PWM output, or a pluse output, the latch must be set to "1".	External interrupt input 2/Timer/Counter 1 input
P52 (SO0/TC2/PULSE)	I/O (Output, Input, Output)		SIO1 serial data output/Timer/Counter 2 input/Pulse output
P51 (PWM9/SIO/SDA0)	I/O (Output, Input, I/O)		7-bit PWM outputs/SIO1 serial data input /I ² Cbus 1 serial data input/output
P50 (PWM8 / SCK0 / SCL0 / INT0)	I/O (Output, I/O, I/O, Input)		7-bit PWM outputs/SIO1 serial clock data input/I ² Cbus 1 serial clock input/output/External interrupt input 0
OSC1, OSC2	Input, Output	Resonator connecting pin of on-screen display circuit	
P71 (VD)	I/O (Input)	2-bit input/output port with latch. When used as an input port, a vertical synchronous signal input, or a horizontal synchronous signal input, the latch must be set to "1".	Vertical synchronous signal input
P70 (HD)			Horizontal synchronous signal input
P67 (Y/BL)	I/O (Output)	8-bit programable input/output port (P67 to P64 : tri-state, P63 to P60 : High current output). Each bit of this port can be individually as an input or an output under software control. During reset, all bits are configured as inputs. When P67 to P64 ports are used as output port, bits 7 to 4 of address 0F91 _H must be set to "1". When P63 to P60 port used as RIN, GIN, BIN, Y/BLIN input, these ports must be set to "1".	R, G, B, Y/BL output
P66 (B)			
P65 (G)			
P64 (R)			
P63 (RIN/FIELD)	I/O		R input/Field status input
P62 (GIN/CSOUT)			G input/Test video signal output
P61 (BIN)			B input
P60 (Y/BLIN)			Y/BL input
XIN, XOUT	Input, Output	Resonator connecting pin (High frequency). For external clock input, XIN is used and XOUT is opened.	
RESET	I/O	Reset signal input or watchdog timer output/address-trap- reset output/system-clock-reset output.	
TEST	Input	Test pin for out-going test. Be tied to low.	
VDD, VSS, VVSS	Power Supply	+ 5 V, 0 V (GND)	

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLC8-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CH34B/K34B/M34B. In the TLC8-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Map

Electrical Characteristics

Absolute Maximum Ratings

(V_{SS} = 0 V)

Parameter	Symbol	Condition	Ratings	Unit
Supply Voltage	V _{DD}		− 0.3 to 6.5	V
Input Voltage	V _{IN}		− 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}		− 0.3 to V _{DD} + 0.3	V
Output Current (Per 1 pin)	I _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	3.2	mA
	I _{OUT2}	Ports P60 to P63	30	
Output Current (Total)	ΣI _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	120	mA
	ΣI _{OUT2}	Ports P60 to P63	120	
Power Dissipation [Topr = 70°C]	PD		600	mW
Soldering Temperature (time)	T _{sl}		260 (10 s)	°C
Storage Temperature	T _{stg}		− 55 to 125	°C
Operating Temperature	Topr		− 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

(V_{SS} = 0 V, Topr = − 30 to 70°C)

Parameter	Symbol	Pins	Conditions	Min	Max	Unit
Supply Voltage	V _{DD}		f _c = 8 MHz			
			NORMAL mode	4.5	5.5	V
			IDLE mode			
Input High Voltage	V _{IH1}	Except hysteresis input	V _{DD} ≥ 4.5 V	V _{DD} × 0.70	V _{DD}	V
	V _{IH2}	Hysteresis input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5 V	V _{DD} × 0.90		
Input Low Voltage	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5 V	0	V _{DD} × 0.30	V
	V _{IL2}	Hysteresis input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5 V		V _{DD} × 0.10	
Clock Frequency	f _c	XIN, XOUT	V _{DD} = 4.5 to 5.5 V	4.0	8.0	MHz
	f _{OSC}	OSC1, OSC2	Double frequency mode (FORS = 1, V _{DD} = 4.5 to 5.5 V)	2.0	f _{OSC} ≤ f _c × 1.4 ≤ 6.0	
			Normal frequency mode (FORS = 0, V _{DD} = 4.5 to 5.5 V)	4.0	f _{OSC} ≤ f _c × 2.8 ≤ 12.0	

Note1 : The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note2 : Clock Frequency f_c ; The condition of supply voltage range is the value in NORMAL and IDLE mode.

Note3 : When using test video signal circuit and data slicer circuit, high frequency must be 8 MHz.

D.C. Characteristics

(V_{SS} = 0 V, T_{opr} = – 30 to 70°C)

Parameter	Symbol	Pins	Conditions	Min	Typ.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis inputs		–	0.9	–	V
Input Current	I _{IN1}	TEST	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	–	–	± 2	μA
	I _{IN2}	Open drain ports	V _{DD} = 5.5 V, V _{IN} = 5.5 V	–	–	2	
	I _{IN3}	Tri-state ports	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	–	–	± 2	
	I _{IN4}	RESET, STOP	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	–	–	± 2	
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage Current	I _{LO1}	Sink open drain ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	–	–	2	μA
	I _{LO2}	Tri-state ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V / 0 V	–	–	± 2	
Output High Voltage	V _{OH2}	Tri- state port	V _{DD} = 4.5 V, I _{OH} = – 0.7 mA	4.1	–	–	V
Output Low Voltage	V _{OL}	Except XOUT, OSC2 and ports P60 to P63	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	–	–	0.4	V
Output Low Current	I _{OL3}	Ports P60 to P63	V _{DD} = 4.5 V, V _{OL} = 1.0 V	–	20	–	mA
Supply Current in NORMAL mode	I _{DD}		V _{DD} = 5.5 V f _c = 8 MHz V _{IN} = 5.3 V / 0.2 V	–	15	25	mA
Supply Current in IDLE mode				–	10	18	mA
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V	–	0.5	10	μA

Note 1 : Typical values show those at T_{opr} = 25°C, V_{DD} = 5 V.

Note 2 : Input Current I_{IN1} I_{IN4} ; The current through pull-up or pull-down resistor is not included.

Note 3 : Typical current consumption during A/D conversion is 1.2 mA.

A/D Conversion Characteristics

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, T_{opr} = – 30 to 70°C)

Parameter	Symbol	Pins	Conditions	Min	Typ.	Max	Unit
Analog Input Voltage Range	V _{AIN}	CIN3 to CIN0		V _{SS}	–	V _{DD}	V
Conversion Error			V _{DD} = 5.0 V	–	–	± 1.5	LSB

A.C. Characteristics


 $(V_{SS} = 0\text{ V}, V_{DD} = 4.5\text{ to }5.5\text{ V}, T_{opr} = -30\text{ to }70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Machine Cycle Time	t _{cy}	In NORMAL mode	0.5	–	1.0	μs
		In IDLE mode				
High-Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input), f _c = 8 MHz	62.5	–	–	ns
Low-Level Clock Pulse Width	t _{WCL}					


Recommended Oscillating Condition

 $(V_{SS} = 0\text{ V}, V_{DD} = 4.5\text{ to }5.5\text{ V}, T_{opr} = -30\text{ to }70^{\circ}\text{C})$

Parameter	Oscillator	Frequency	Recommended Oscillator	Recommended Conditions	
				C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	8 MHz	KYOCERA KBR8.0M	30 pF	30 pF
		4 MHz	KYOCERA KBR4.0MS MURATA CSA4.00MG		
	Crystal Oscillator	8 MHz	TOYOCOM 210B 8.0000	20 pF	20 pF
		4 MHz	TOYOCOM 204B 4.0000		
OSD	LC Resonator	6 MHz	TOKO A285HCIS-13319	–	–
		12 MHz	TOKO TA285HCIS-13306		



(1) High-frequency



(2) LC Resonator for OSD

Note : On our OSD circuit, the horizontal display start position is determined by counting the clock from LC oscillator. So, the unstable start of oscillation after the rising edge of Horizontal Sync. Signal will be cause the OSD distortion.
Generally, smaller C and larger L make clearer wave from at the beginning of oscillation. We recommend that the value of LC oscillator should be equal and digger than 33 μH .

Note : To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode Ray Tube).