CMOS 8-Bit Microcontroller

TMP87CC31N, TMP87CH31N

The 87CC31/H31 the high speed and high performance 8-bit single chip microcomputer. This MCU contains CPU core, ROM, RAM, input / output ports, six multi-function timer / counters, on-screen display, PWM, 6-bit A/D conversion inputs and remote control signal preprocessor on a chip.

PART No.	ROM	RAM	PACKAGE	OTP MCU
TMP87CC31N	12 Kbytes	256 bytes	SDIP42-P-600-1.78	TMP87PM36N
TMP87CH31N	16 Kbytes	256 bytes	3D1F42-F-000-1.76	TIVIPO/PIVISON

SDIP42-P-600-1.78

Features

- 8-bit single chip microcomputer TLCS-870 Series
- •Instruction execution time: $0.5 \mu s$ (at 8 MHz)
- 412 basic instructions
 - Multiplication and Division (8 bits x 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations
 - (Set / Clear / Complement / Move / Test / Exclusive Or)
 - 16-bit data operations
 - 1-byte jump / subroutine-call (Short relative jump / Vector call)
- ◆11 interrupt sources (External: 3, Internal:
 - All sources have independent latches each, and nested interrupt control is available.
 - Edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- 6 Input/Output ports (34 pins)
 - High current output: 4 pins (typ. 20 mA)
- Two 16-bit Timers
- Two 8-bit Timer / Counters
 - Timer, Event counter, Capture (Pulse width / duty measurement) modes
- Time Base Timer (Interrupt frequency: 1 Hz to 16384 Hz)
- Watchdog Timer
 - Interrupt source / reset output (programmable)
- On-screen display circuit
 - Character patterns 96 characters Characters displayed 24 columns x 4 lines
 - Composition 14 × 18 dots
 - Size of character 3 kinds (line by line)
 - Color of character 8 kinds (character by character)
 - Variable display position Horizontal 128 steps, Vertical 256 steps
 - Fringing, Smoothing function
- D/A conversion (Pulse Width Modulation) outputs
 - 14-bit resolution (1 channel)
 - 7-bit resolution (9 channels)
- ◆6-bit A/D conversion input (4 channels)
- Pulse output (Clock for PLL IC)
- Remote control signal preprocessor
- Two Power saving operating modes
 - STOP mode: Oscillation stops. Battery / Capacitor back-up. Port output hold/high-impedance.
 - IDLE mode : CPU stops, and Peripherals operate. Release by interrupts.
- ◆Operating voltage: 4.5 to 5.5 V at 8 MHz
- ◆Emulation Pod : BM87CM37N0A

TMP87CC31N

TMP87CH31N

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

Pin Assignments (Top View) (PWM0) P40 ← 42 -VDD SDIP42-P-600-1.78 (PWM1) P41 ← 2 41 □< →P36 (PWM2) P42 ← 3 40]< →P35 (PWM3) P43 ← 4 39]< →P34 5 (PWM4) P44 ← →[38 □< >P33 (TC4) (PWM5) P45 < →[6]< →P32 (INT4) 37 (PWM6) P46 < → 7 36 □ P31 (TC3) (PWM7) P47 **← →**[8 35 □ → P30 (INT3 / RXIN) (PWM8) P50 < → 9 34 □ < > P20 (INT5 / STOP) (PWM9) P51 < → 10 33 **□**< → RESET (PULSE) P52 **← →** → XOUT 11 32 P53 < 12 31 ∐≺—XIN (CIN0) P54 < → 13 30 **□**←─TEST (CIN1) P55 < →[29 →OSC2 14 (CIN2) P56 < →[15 28 □<—osc1 (CIN3) P57 < → 16 27 P71 (VD) | ← →P70 (HD) P60 < 17 26 P61 < →[] P67 (Y / BL) 18 25 P62 < → [] 19 24 P66 (B) I/O Ports P63 < →[20 23 D< →P65 (G) P71 to P70 →P64 (R) P67 VSS-21 22 **Block Diagram** to P60 Display Character Y/BL ROM Memory B,G,R VD HD Р6 Р7 Osc. connecting pins for OSC1 On-screen display circuit \ OSC2 on-screen display Stack Pointer **Program Counter** Data Memory VSS Supply (RAM) Flags Register Banks Reset I/O RESET System Controller Test Pin TEST Interrupt Controller Program Memory (ROM) Standby Controller 16-bit Time Base 8-bit **Timing Generator** Timer Timer/Counter Timer TC1 TC2 TC3 TC4 XIN: Resonator Connecting ****XOUT **¬** High Clock Watchdog Inst.Register frequ. Generator Timer Pins Inst. Decoder D/A Converter 6-bit A/D Pulse Remote control P2 Р4 P5 Р3 Converter Generator signal preprocessor P57 to P50 P20 P47 P36

I/O Ports

Pin Function

Pin Name	Input/Output	F	unction			
P20 (ĪNT5/STOP)	I/O (Input)	1-bit input / output port with latch. When used as an input port, the latch must be set to "1".	External interrupt input 5 or STOP mode release signal input			
P36	1/0 (1/0)					
P35	I/O (I/O)	7-bit input / output port with latch.				
P34	1/0 (1/0)	When used as an input port, a timer /				
P33 (TC4)		counter input, a remote control signal	Timer / Counter 4 input			
P32 (INT4)	I/O (Input)	preprocessor input, or an external interrupt input, the latch must be set to	External interrupt input 4			
P31 (TC3)		"1".	Timer / Counter 3 input			
			External interrupt input 3 or remote control			
P30 (INT3/RXIN)	I/O (Input/Input)		signal preprocessor input			
P47 (PWM7) to P41 (PWM1)	I/O (Output)	8-bit programmable input / output port (tri-state). Each bit of this port can be individually configured as an input or an output under software control. During reset, all bits are configured as inputs.	7-bit D/A conversion (PWM) outputs			
P40 (PWM0)		When used as a PWM output, the latch must be set to "1".	14-bit D/A conversion (PWM) output			
P57 (CIN3) to P54 (CIN0)	I/O (Input)	8-bit input / output port with latch.	6-bit A/D conversion (Comparator) inputs			
P53	1/0	When used as an input port, a comparator input, a PWM output, or a				
P52 (PULSE)		pulse output, the latch must be set to	Pulse output (Clock for PLL IC)			
P51 (PWM9)	I/O (Output)	"1" .				
P50 (PWM8)			7-bit D/A conversion (PWM) outputs			
P67 (Y/BL)		8-bit programmable input / output port	Focus signal output or Background blanking control signal output			
P66 (B)		(P67 to P64 : tri-state, P63 to P60 : High current output). Each bit of this port	Supplies			
P65 (G)	I/O (Output)	can be individually configured as an	RGB output			
P64 (R)		input or an output under software	ines suspec			
P63 P62 P61 P60	I/O	control. During reset, all bits are configured as inputs. When used as the R, G, B, Y / BL outputs of on-screen display circuit, each bit of the P6 port data selection register (bits 7 to 4 in address 0F91 _H) must be set to "1".	High current output.			
P71 (VD)		2-bit input / output port with latch. When used as an input ports, or a	Vertical synchronous signal input			
P70 (HD)	I/O (Input)	2-bit input / output port with latch. When used as an input ports, or a vertical synchronous signal input and horizontal synchronous signal input, the latch must be set to "1".	Horizontal synchronous signal input			
OSC1, OSC2		Resonator connecting pins for on-screen d	isplay circuitry.			
XIN, XOUT	Input, Output	Resonator connecting pins. For inputting external clock, XIN is used and XOUT is opened.				
RESET	1/0	Reset signal input or watchdog timer output / address-trap- reset output/system-clock-reset output.				
TEST	Input	Test pin for out-going test. Be tied to low.				
VDD, VSS	Power Supply	+5 V, 0 V (GND)				

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64 K bytes of memory. Figure 1-1 shows the memory address maps of the 87CC31/H31. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory address map




Figure 1-2. ROM address maps

Electrical Characteristics

Absolute maximum ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	V_{DD}		– 0.3 to 6.5	V	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V	
Output Voltage	V _{OUT1}		- 0.3 to V _{DD} + 0.3	V	
0.1.151515.	I _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	3.2		
Output Current (Per 1 pin)	I _{OUT2}	Ports P60 to P63	30	mA	
0 + 16 + 17 + 10	Σl _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	120		
Output Current (Total)	Σl _{OUT2}	Ports P60 to P63	120	mA	
Power Dissipation [Topr = 70°C]	PD		600	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		– 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended operating conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions		Min	Max	Unit
			f- 0.0011-	NORMAL mode	4.5		
Supply Voltage	V_{DD}		fc = 8 MHz	IDLE mode	4.5	5.5	V
				STOP mode	2.0		
	V _{IH1}	Except hysteresis input				V	.,
Input High Voltage	V _{IH2}	Hysteresis input	V _{DD} ≧4.5 V		$V_{DD} \times 0.75$	V _{DD}	V
	V _{IL1}	Except hysteresis input	V _{DD} ≧ 4.5 V		0	V _{DD} × 0.30	- V
Input Low Voltage	V_{IL2}	Hysteresis input			O	$V_{DD} \times 0.25$	
	fc	XIN, XOUT	V _{DE}	= 4.5 to 5.5 V	4.0	8.0	
Clock Frequency		f _{OSC} OSC1, OSC2		Normal frequency mode (FORS = 0, V _{DD} = 4.5 to 5.5 V) Double frequency mode (FORS = 1, V _{DD} = 4.5 to 5.5 V)		$f_{OSC} \le fc$ $\times 1.2 \le 8.0$	MHz
	†osc					$f_{OSC} \le fc$ $\times 0.6 \le 4.0$	

Note1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note2: Clock Frequency fc; The condition of supply voltage range is the value in NORMAL and IDLE modes.

D.C. characteristics

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit	
Hysteresis Voltage	V_{HS}	Hysteresis inputs		-	0.9	-	٧	
	I _{IN1}	TEST	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	_	-	± 2		
In most Comment	I _{IN2}	Open drain ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2		
Input Current	I _{IN3}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2	μΑ	
	I _{IN4}	RESET, STOP	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2		
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ	
Output Leakage Current	I _{LO1}	Sink open drain ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	_	-	2		
	I _{LO2}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = 5.5 \text{ V} / 0 \text{ V}$	-	-	± 2	μΑ	
Output High Voltage	V _{OH2}	Tri- state port	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	-	_	V	
Output Low Voltage	V _{OL}	Except XOUT, OSC2 and ports P60 to P63	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	-	-	0.4	V	
Output Low Current	I _{OL3}	Ports P60 to P63	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	-	20	-	mA	
Supply Current in NORMAL mode			V _{DD} = 5.5 V fc = 8 MHz	-	10	16	mA	
Supply Current in IDLE mode	I _{DD}		V _{IN} = 5.3 V / 0.2 V	-	6	8	mA	
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V	-	0.5	10	μΑ	

Note 1: Typical values show those at $T_{opr} = 25$ °C, $V_{DD} = 5$ V.

 $Note \ 2: \quad Input \ Current \ I_{IN1}, \ I_{IN4} \ ; \ The \ current \ through \ pull-up \ or \ pull-down \ resistor \ is \ not \ included.$

Note 3: Typical current consumption during A/D conversion is 1.2 mA.

A/D conversion characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Analog Input Voltage Range	V _{AIN}	CIN3 to CIN0		V _{SS}	_	V_{DD}	٧
Conversion Error			V _{DD} = 5.0 V	-	_	± 1.5	LSB

A.C. characteristics


 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Machine Cuele Time	tcy	In NORMAL mode	0.5	1	1.0	
Machine Cycle Time	tcy	In IDLE mode	0.3			μS
High Level Clock Pulse Width	t _{WCH}	For external clock operation	62.5	_	_	
Low Level Clock Pulse Width	t _{WCL}	(XIN input) , fc = 8 MHz	02.3			ns

Recommended oscillating condition

$$(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$$

Parameter	On Illand	F	Recommended	Recomm Cond	
Parameter	Oscillator	Frequency	Oscillator	C ₁	C ₂
	Ceramic Resonator	8 MHz	KYOCERA KBR8.0M	30 pF	30 pF
	Ceramic Resonator	4 MHz	KYOCERA KBR4.0MS] 30 pi	30 pi
High-frequency		4 IVITZ	MURATA CSA4.00MG		
Osillation	Crystal Oscillator	8 MHz	TOYOCOM 210B 8.0000	20. 5	20. 5
		4 MHz	TOYOCOM 204B 4.0000	20 pF	20 pF
OSD	LC Resonator	8 MHz	TOKO A285TNIS-11695		
		7 MHz	TOKO TBEKSES-30375FBY	_	_





(2) LC Resonator for OSD

Note: On our OSD circuit, the horizontal display start position is determined by counting the clock from LC oscillator. So, the unstable start of oscillation after the rising edge of Horizontal Sync. Signal will be cause the OSD distortion.

Generally, smaller C and larger L make clearer wave form at the beginning of oscillation.

We recommend that the value of LC oscillator should be equal and bigger than 33 µH.

Note: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode Ray Tube).