

## CMOS 8-Bit Microcontroller

## TMP86P202P/M, TMP86P203P/M


The TMP86P202/203 are high-speed and high-performance 8-bit single chip microcomputers with small package. The MCU contain CPU core, ROM, RAM, multirole timer counter, and 8-bit AD converter, on a chip.

Product No.	ROM	RAM	Package	Resonator
TMP86P202P	2 K × 8 bits	128 × 8 bits	P-DIP20-300-2.54D	Ceramic, Crystal resonator
TMP86P202M*			P-SOP20-300-1.27	
TMP86P203P*			P-DIP20-300-2.54D	RC resonator
TMP86P203M*			P-SOP20-300-1.27	

\*: Under development

## Features

- ◆ 8-bit single chip microcomputer TLCS-870/C series
- ◆ Instruction execution time: 0.50  $\mu$ s ( $f_c = 8$  MHz)
- ◆ 132 types and 731 basic instructions
- ◆ Interrupt sources: 11 factors (External: 3, Internal: 8)
- ◆ Input/Output ports: 14 pins
  - High-Current Output 2 pins (Typ. 20mA)
- ◆ 8-bit timer/counter: 2 ch
  - Timer, PDO output, Event counter, PWM output, PPG modes
  - Possible to use as 16-bit timer by connecting each other
- ◆ Time Base Timer
- ◆ Divider output function
- ◆ Watchdog Timer
  - Interrupt source/Internal Reset (programmable)
- ◆ 8-bit successive approximate type AD converter
  - Analog input: 4 ch



\*: Under development

000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


- ◆ Power saving operating modes (3 modes)
  - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
  - IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer. Release by INTTBTT interrupt.
  - IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
- ◆ Wide operating voltage: 3.3 to 5.5 V at 8 MHz (Ceramic resonator, Crystal resonator)  
4.5 to 5.5 V at 2.5 MHz (RC resonator) (Under development)

*Note: AD conversion characteristics are guaranteed with limited supply voltage range (4.5 V to 5.5 V).  
If supply voltage is less than 4.5 V then AD conversion accuracy can not be guaranteed.*


## Pin Assignments (Top View)

P-DIP20-300-2.54D (for TMP86P202P and TMP86P203P\*)  
 P-SOP20-300-1.27 (for TMP86P202M\* and TMP86P203M\*)

\*: Under development



## Block Diagram



## Pin Function

The TMP86P202/203 has two modes: MCU and PROM.

### (1) MCU mode

Pin Name	Input/Output	Function	
P01	I/O	2-bit programmable input/output ports. Each bit of these ports can be individually configured as an input or output under software control. Nch open-drain output function.	
P00	I/O		
P12 ( $\overline{\text{DVO}}$ )	I/O (Output)	3-bit programmable input/output ports (tri-state). Each bit of these ports can be individually configured as an input or output under software control. When used as function, the latch must be set to 1.	Divider output
P11 (INT1)	I/O (Input)		External interrupt input 1
P10 ( $\overline{\text{INT0}}$ )	I/O (Input)		External interrupt input 0
P20 ( $\overline{\text{INT5}}$ , $\overline{\text{STOP}}$ )	I/O (Input)	1-bit programmable input/output ports. When used as input port and function, the latch must be set to 1.	External interrupt input 5 or STOP mode release signal input
P37 (AIN5)	I/O (Input)	8-bit programmable input/output ports (tri-state). Each bit of these ports can be individually configured as an input or output under software control. When used as function and analog inputted latch must be set to 1.	AD converter analog input
P36 (AIN4)	I/O (Input)		
P35 (AIN3)	I/O (Input)		
P34 (AIN2)	I/O (Input)		
P33	I/O		Timer/Counter 4 input, $\overline{\text{PDO}}$ , $\overline{\text{PWM}}$ , $\overline{\text{PPG}}$ output
P32	I/O		
P31 (TC4, $\overline{\text{PDO4}}$ , $\overline{\text{PWM4}}$ , $\overline{\text{PPG4}}$ )	I/O (I/O)		
P30 (TC3, $\overline{\text{PDO3}}$ , $\overline{\text{PWM3}}$ )	I/O (I/O)		
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.	
$\overline{\text{RESET}}$	Input	RESET signal input	
TEST	Input	TEST pin for out-going test. Be fixed to low.	
VDD, VSS	Power Supply	+ 5 V, 0 (GND)	

## (2) PROM mode

Pin Name (PROM mode)	Input/Output	Functions	Pin name (MCU mode)
A16	Input	Program memory address inputs	XOUT
A15 to A8			P37 to P30
A7 to A0			P37 to P30
D7 to D0	I/O	Program memory data input/outputs	P37 to P30
$\overline{\text{CE}}$	Input	Chip enable signal input	P00
$\overline{\text{OE}}$		Output enable signal input	P20
$\overline{\text{PGM}}$		Program mode signal input	P01
$\overline{\text{DIDS}}$		PROM mode control signal	P12
VPP	Power supply	+ 12.75 V/5 V (Program supply voltage)	TEST
VCC		+ 6.25 V/5 V	VDD
GND		0 V	VSS
P11	Input	PROM mode setting pins. Be fixed at high level.	
$\overline{\text{RESET}}$		PROM mode setting pins. Be fixed at low level.	
CLK		Input a clock from the outside.	XIN

## Operational Description

### 1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and watchdog timer.

This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

#### 1.1 Memory Address Map

The TMP86P202/203 memory consist of 3 blocks: ROM, RAM and SFR (Special Function Register). They are all mapped in 64-Kbyte address space. Figure 1-1 shows the TMP86P202/203 memory address map. The general-purpose register banks are not assigned to the RAM address space.




Figure 1-1. Memory Address Maps

#### 1.2 Program Memory (ROM)

The TMP86P202/203 has a 2 K×8 bits (address F800H to FFFFH), of program memory. However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address Trap).

## Electrical Characteristics

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0 V)

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V <sub>DD</sub>		– 0.3 to 6.5	V
Program voltage	V <sub>PP</sub>	TEST/V <sub>PP</sub>	– 0.3 to 13.0	
Input Voltage	V <sub>IN</sub>		– 0.3 to V <sub>DD</sub> + 0.3	
Output Voltage	V <sub>OUT1</sub>	RESET, Tri-state Port	– 0.3 to V <sub>DD</sub> + 0.3	
	V <sub>OUT2</sub>	P20, Sink Open Drain Port	– 0.3 to 5.5	
Output Current (Per 1 pin)	I <sub>OUT1</sub> I <sub>OH</sub>	P0, P1, P3 Port	– 1.8	mA
	I <sub>OUT2</sub> I <sub>OL</sub>	P1, P2, P3 Port	12	
	I <sub>OUT3</sub> I <sub>OL</sub>	P0 Port	30	
Output Current (Total)	Σ I <sub>OUT1</sub>	P0, P1, P3 Port	– 12	
	Σ I <sub>OUT2</sub>	P1, P2, P3 Port	40	
	Σ I <sub>OUT3</sub>	P0 Port	60	
Power Dissipation [T <sub>opr</sub> = 85°C]	PD	DIP	250	mW
		SOP	180	
Soldering Temperature (time)	T <sub>sld</sub>		260 (10 s)	°C
Storage Temperature	T <sub>stg</sub>		– 55 to 150	
Operating Temperature	T <sub>opr</sub>		– 40 to 85	

**Note:** The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

## Recommended Operating Condition

(V<sub>SS</sub> = 0 V, T<sub>opr</sub> = – 40 to 85°C)

Parameter	Symbol	Pins	Condition	Min	Max	Unit
Supply Voltage	V <sub>DD</sub>		NORMAL1 mode	3.3 (TMP86P202)	5.5	V
			IDLE0, 1 mode	4.5 (TMP86P203)		
			STOP mode	2.0		
Input high Level	V <sub>IH1</sub>	Except Hysteresis input	V <sub>DD</sub> ≥ 4.5 V	V <sub>DD</sub> × 0.70	V <sub>DD</sub>	
	V <sub>IH2</sub>	Hysteresis input		V <sub>DD</sub> × 0.75		
	V <sub>IH3</sub>		V <sub>DD</sub> < 4.5 V	V <sub>DD</sub> × 0.90		
Input low Level	V <sub>IL1</sub>	Except Hysteresis input	V <sub>DD</sub> ≥ 4.5 V	0	V <sub>DD</sub> × 0.30	
	V <sub>IL2</sub>	Hysteresis input			V <sub>DD</sub> × 0.25	
	V <sub>IL3</sub>		V <sub>DD</sub> < 4.5 V		V <sub>DD</sub> × 0.10	
Clock Frequency	fc	XIN, XOUT	V <sub>DD</sub> = 3.3 to 5.5 V (TMP86P202)	1.0	8.0	MHz
			V <sub>DD</sub> = 4.5 to 5.5 V (TMP86P203)*	0.4	2.5	

**Note 1:** The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

**Note 2:** AD conversion characteristics are guaranteed with limited supply voltage range (4.5 V to 5.5 V).  
If supply voltage is less than 4.5 V then AD conversion accuracy can not be guaranteed.

\*: Under development

## DC Standard

DC Characteristics		(V <sub>SS</sub> = 0 V, T <sub>opr</sub> = – 40 to 85°C)					
Parameter	Symbol	Pins	Condition	Min	Typ.	Max	Unit
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis input		–	0.9	–	V
Input Current	I <sub>IN1</sub>	TEST	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V/0 V	–	–	± 2	μA
	I <sub>IN2</sub>	Sink Open Drain, Tri-state Port					
	I <sub>IN3</sub>	RESET, STOP					
Input Resistance	R <sub>IN2</sub>	RESET Pull-Up		100	220	450	kΩ
Output Leakage Current	I <sub>LO</sub>	Sink Open Drain, Tri-state Port	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V/0 V	–	–	± 2	μA
Output High Voltage	V <sub>OH</sub>	P0, P1, P3 Port	V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = – 0.7 mA	4.1	–	–	V
Output Low Voltage	V <sub>OL</sub>	P1, P2, P3 Port	V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 1.6 mA	–	–	0.4	
Output Low Current	I <sub>OL</sub>	Middle Current Port (except XOUT, P0)	V <sub>DD</sub> = 4.5 V, V <sub>OL</sub> = 1.0 V	–	8	–	mA
Output Low Current	I <sub>OL</sub>	High Current Port (P0 Port)	V <sub>DD</sub> = 4.5 V, V <sub>OL</sub> = 1.0 V	–	20	–	
Supply Current in NORMAL 1 mode	I <sub>DD</sub>		V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3/0.2 V f <sub>c</sub> = 8.0 MHz	–	3.0	5.5	
Supply Current in IDLE 0, 1 mode				–	1.9	4.0	
Supply Current in STOP mode			V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V/0.2 V	–	0.5	10.0	μA

Note 1: Typical values show those at T<sub>opr</sub> = 25°C, V<sub>DD</sub> = 5 V

Note 2: Input current (I<sub>IN1</sub>, I<sub>IN3</sub>); The current through pull-up or pull-down resistor is not included.

Note 3: I<sub>DD</sub> does not include I<sub>REF</sub> current.



## AD Conversion Characteristics

(V<sub>SS</sub> = 0.0 V, V<sub>DD</sub> = 4.5 to 5.5 V, T<sub>opr</sub> = – 40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Input Voltage	V <sub>AIN</sub>		V <sub>SS</sub>	–	V <sub>DD</sub>	V
Power Supply Current of Analog Reference Voltage	I <sub>REF</sub>	V <sub>DD</sub> = 5.5 V V <sub>SS</sub> = 0.0 V	–	0.6	1.0	mA
Non linearity Error		V <sub>DD</sub> = 5.0 V, V <sub>SS</sub> = 0.0 V	–	–	± 2	LSB
Zero Point Error			–	–	± 2	
Full Scale Error			–	–	± 2	
Total Error			–	–	± 4	

**Note 1:** The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.

**Note 2:** Conversion time is different in recommended value by power supply voltage.

About conversion time, please refer to "2.7.2 Register Configuration".

**Note 3:** Please use input voltage to AIN input Pin in limit of V<sub>DD</sub> - V<sub>SS</sub>.

When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

**Note 4:** The relevant pin for I<sub>REF</sub> is V<sub>DD</sub>, so that the current flowing into V<sub>DD</sub> is the power supply current I<sub>DD</sub> + I<sub>REF</sub>.

**Note 5:** AD conversion characteristics are guaranteed with limited supply voltage range (4.5 V to 5.5 V).

If supply voltage is less than 4.5 V then AD conversion accuracy can not be guaranteed.

## AC Characteristics


(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 3.3 to 5.5 V, T<sub>opr</sub> = – 40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	tcy	NORMAL 1 mode	0.5	–	8	μs
		IDLE 0, 1 mode				
High Level Clock Pulse Width	twcH	For external clock operation (XIN input) fc = 8 MHz	50	–	–	ns
Low Level Clock Pulse Width	twcL					

## Recommended Oscillation Conditions

TMP86P202 ( $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 3.3\text{ to }5.5\text{ V}$ ,  $T_{opr} = -40\text{ to }85^{\circ}\text{C}$ )


Parameter	Resonator	Oscillating Frequency	Recommended Resonator	Recommended Constant	
				C <sub>1</sub>	C <sub>2</sub>
High-frequency oscillation	Ceramic resonator	8 MHz	MURATA CSA8.00MTZ CST8.00MTW	30 pF 30 pF (built-in)	30 pF 30 pF (built-in)
		4.19 MHz	MURATA CSA4.19MG CST4.19MGW	30 pF 30 pF (built-in)	30 pF 30 pF (built-in)



(1) Ceramic, Crystal Oscillation

TMP86P203 ( $V_{SS} = 0\text{ V}$ ,  $V_{DD} = 4.5\text{ to }5.5\text{ V}$ ,  $T_{opr} = -40\text{ to }85^{\circ}\text{C}$ ) (Under development)

Parameter	Resonator	Oscillating Frequency	Recommended Constant	
			C <sub>XIN</sub>	R <sub>X</sub>
High-frequency oscillation	RC resonator	2 MHz	33 pF	10 k $\Omega$
		400 kHz	100 pF	30 k $\Omega$



(2) RC Oscillation

**Note 1:** When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.

**Note 2:** To ensure stable oscillation, the resonator position, load capacitance, etc. must be appropriate. Because these factors are greatly affected by board patterns, please be sure to evaluate operation on the board on which the device will actually be mounted.


**Note 3:** The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;  
<http://www.murata.co.jp/search/index.html>

## DC Characteristics, AC Characteristics (PROM mode)

(V<sub>SS</sub> = 0 V, T<sub>opr</sub> = – 40 to 85°C)

## (1) Read operation in PROM mode

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
High level input voltage	V <sub>IH4</sub>		V <sub>CC</sub> × 0.75	–	V <sub>CC</sub>	V
Low leve input voltage	V <sub>IL4</sub>		0	–	V <sub>CC</sub> × 0.25	
Power supply	V <sub>CC</sub>		4.75	5.0	5.25	
Power supply of program	V <sub>PP</sub>					
Address access time	t <sub>ACC</sub>	V <sub>CC</sub> = 5.0 ± 0.25 V	–	–	1.5tcyc + 300	ns
Address input cycle	–		–	tcyc	–	

Note: tcyc = 250 ns at f<sub>CLK</sub> = 16 MHz

Note: DIDS and P37 to P30 are the signals for the TMP86P202/203.  
All other signals are EPROM programmable.

AL: Address input (A0 to A7)


AH: Address input (A8 to A15)

(2) Program operation (High-speed) ( $T_{opr} = 25 \pm 5^\circ\text{C}$ )

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
High level input voltage	$V_{IH4}$		$V_{CC} \times 0.75$	–	$V_{CC}$	V
Low level input voltage	$V_{IL4}$		0	–	$V_{CC} \times 0.25$	
Power supply	$V_{CC}$		6.0	6.25	6.5	
Power supply of program	$V_{PP}$		12.5	12.75	13.0	
Pulse width of initializing program	$t_{PW}$	$V_{CC} = 6.0\text{ V}$	0.095	0.1	0.105	ms
Address set up time	$t_{AS}$		0.5tcyc	–	–	ns
Address input cycle	–		–	tcyc	–	
Data set up time	$t_{DS}$		1.5tcyc	–	–	
$\overline{OE}$ to valid output data	$t_{OE}$		–	–	1.5tcyc + 300	

Note: tcyc = 250 ns at  $f_{CLK} = 16\text{ MHz}$ 

## High-speed program writing



Note: DIDS and P37 to P30 are the signals for the TMP86P202/203.

All other signals are EPROM programmable.

AL: Address input (A0 to A7)

AH: Address input (A8 to A15)

**Note 1:** The power supply of  $V_{PP}$  (12.75 V) must be set power-on at the same time or the later time for a power supply of  $V_{CC}$  and must be clear power-on at the same time or early time for a power supply of  $V_{CC}$ .

**Note 2:** The pulling up/down device on the condition of  $V_{PP} = 12.75\text{ V} \pm 0.25\text{ V}$  causes a damage for the device. Do not pull up/down at programming.

**Note 3:** Use the recommended adapter (see 1.2.2 (1)) and mode (see 1.2.2 (3) i).

Using other than the above condition may cause the trouble of the writing.