
### TIBPAL22V10-20M HIGH-PERFORMANCE *IMPACT-X* ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS


SRPS012B - JUNE 1990 - REVISED APRIL 2010

- Second-Generation PLD Architecture
- High-Performance Operation:
   f<sub>max</sub> (External Feedback) . . . 33.3 MHz
   Propagation Delay . . . 20 ns Max
- Increased Logic Power Up to 22 Inputs and 10 Outputs
- Increased Product Terms Average of 12 per Output
- Variable Product Term Distribution Allows More Complex Functions to Be Implemented
- Each Output Is User Programmable for Registered or Combinational Operation, Polarity, and Output Enable Control
- Power-Up Clear on Registered Outputs
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Plastic
   Dual-In-Line and Chip Carrier Packages

#### JT OR W PACKAGE (TOP VIEW)



# FK PACKAGE (TOP VIEW)



NC — No internal connection Pin assignments in operating mode

### description

The TIBPAL22V10-20M is a programmable array logic device featuring high speed and functional equivalency when compared to presently available devices. They are implemented with the familiar sum-of-products (AND-OR) logic structure featuring the new concept "Programmable Output Logic Macrocell". These IMPACT-X™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

This device is covered by U.S. Patent 4,410,987. IMPACT-X is a trademark of Texas Instruments Incorporated.



### TIBPAL22V10-20M HIGH-PERFORMANCE *IMPACT-X* ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS012B - JUNE 1990 - REVISED APRIL 2010

### description (continued)

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10-20M offers quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.

A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power up with their outputs high. Registered outputs selected as active-high power up with their outputs low.


A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The TIBPAL22V10-20M is characterized for operation over the full military temperature range of -55°C to 125°C.




# HIGH-PERFORMANCE IMPACT-X ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

# functional block diagram (positive logic)




denotes fused inputs

SRPS012B - JUNE 1990 - REVISED APRIL 2010






SRPS012B - JUNE 1990 - REVISED APRIL 2010



SRPS012B - JUNE 1990 - REVISED APRIL 2010

### output logic macrocell diagram






S1 = 1

S0 = 1


# HIGH-PERFORMANCE IMPACT-X ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS012B - JUNE 1990 - REVISED APRIL 2010



REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

#### REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

### MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE SELECT		FEEDBACK AND OUTPUT CONFIGURATION						
S1	S0	TEEDBACK AND OUTPUT CONFIGURATIO						
0	0	Register feedback	Registered	Active low				
0	1	Register feedback	Registered	Active high				
1	0	I/O feedback	Combinational	Active low				
1	1	I/O feedback	Combinational	Active high				

<sup>0 =</sup> unblown fuse, 1 = blown fuse

Figure 1. Resultant Macrocell Feedback and Output Logic After Programming

S1 and S0 are select-function fuses as shown in the output logic macrocell diagram.

# TIBPAL22V10-20M HIGH-PERFORMANCE IMPACT-X ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS012B – JUNE 1990 – REVISED APRIL 2010

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	
Operating free-air temperature range	55°C to 125°C
Storage temperature range	. −65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

### recommended operating conditions

			MIN	NOM	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V		
V <sub>IH</sub>	High-level input voltage		2		5.5	V		
$V_{IL}$	Low-level input voltage				0.8	V		
I <sub>OH</sub>	High-level output current				-2	mA		
I <sub>OL</sub>	Low-level output current				12	mA		
	Dula a dunation	Clock high or low	15					
t <sub>w</sub>	Pulse duration	Asynchronous Reset high or low	20			ns		
		Input	17					
	Setup time before clock↑	Feedback	17			ns		
t <sub>su</sub>		Synchronous Preset (active)	17					
		20						
t <sub>h</sub>	Hold time, input, set, or feedback after clock↑		0			ns		
T <sub>A</sub>	Operating free-air temperature		-55		125	°C		



# TIBPAL22V10-20M HIGH-PERFORMANCE IMPACT-X TM PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS012B - JUNE 1990 - REVISED APRIL 2010

### electrical characteristics over recommended operating free-air temperature range

PAR	AMETER		TEST CONDITIONS	3	MIN	TYP†	MAX	UNIT
V <sub>IK</sub>		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.5		V
V <sub>OL</sub>		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA			0.25	0.5	V
I <sub>OZH</sub>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V				0.1	mA
I <sub>OZL</sub>		$V_{CC} = 5.5 V$ ,	$V_0 = 0.4 \text{ V}$				-0.1	mA
II		$V_{CC} = 5.5 V$ ,	$V_{I} = 5.5 \text{ V}$				1	mA
I <sub>IH</sub>		$V_{CC} = 5.5 V$ ,	$V_{I} = 2.7 \text{ V}$				25	μΑ
	CLK	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V				-0.2	mA
I <sub>IL</sub>	All others	v <sub>CC</sub> = 5.5 v,	V   = 0.4 V				-0.1	ША
los <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5 \text{ V}$		-30		-90	mA
I <sub>CC</sub>		$V_{CC} = 5.5 \text{ V},$	$V_I = GND$ ,	Outputs open			200	mA
Ci		f = 1 MHz,	V <sub>I</sub> = 2 V			5.5		pF
Co		f = 1 MHz,	V <sub>O</sub> = 2 V			8		pF
C <sub>clk</sub>		f = 1 MHz,	V <sub>CLK</sub> = 2 V			7		pF

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	MAX	UNIT
f <sub>max</sub> §	External	feedback		33.3		MHz
t <sub>pd</sub>	I, I/O	I/O	R1 = 390 $\Omega$ ,		20	ns
t <sub>pd</sub>	I, I/O (reset)	Q	$R2 = 750 \Omega$ ,		25	ns
t <sub>pd</sub>	CLK	Q	See Figure 4		15	ns
t <sub>en</sub>	I, I/O	I/O, Q			20	ns
t <sub>dis</sub>	I, I/O	I/O, Q			20	ns

 $f_{max}$  (with feedback) =  $\frac{1}{t_{su} + t_{pd}(CLK \text{ to } Q)}$ . Verification of  $t_{su}$  and  $t_{pd}(CLK \text{ to } Q)$  may be used to verify expected performance.



<sup>&</sup>lt;sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

SRPS012B - JUNE 1990 - REVISED APRIL 2010

### preload procedure for registered outputs (see Notes 2 and 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below:

- Step 1. With V<sub>CC</sub> at 5 V and pin 1 at V<sub>IL</sub>, raise pin 13 to V<sub>IHH</sub>.
- Step 2. Apply either V<sub>IL</sub> or V<sub>IH</sub> to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.




Figure 2. Preload Waveforms

NOTES: 2. Pin numbers shown are for the JT package only. If chip-carrier socket adapter is not used, pin numbers must be changed accordingly.


3.  $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$ 



# HIGH-PERFORMANCE IMPACT-X ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS

### power-up reset

Following power up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V<sub>CC</sub> be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

Figure 3. Power-Up Reset Waveforms


### programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

<sup>&</sup>lt;sup>‡</sup> This is the setup time for input or feedback.

### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS


NOTES: A. C<sub>L</sub> includes probe and jig capacitance and is 50 pF for t<sub>pd</sub> and t<sub>en</sub>, 5 pF for t<sub>dis</sub>.


- B. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_r$  and  $t_f$  = 2 ns, duty cycle = 50%.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.


Figure 4. Load Circuit and Voltage Waveforms




### TYPICAL CHARACTERISTICS










SRPS012B - JUNE 1990 - REVISED APRIL 2010

### TYPICAL CHARACTERISTICS






Figure 9

Figure 10





21-Mar-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-86053043A	NRND	LCCC	FK	28	1	TBD	Call TI	Call TI	
5962-8605304KA	NRND	CFP	W	24	1	TBD	Call TI	Call TI	
5962-8605304LA	NRND	CDIP	JT	24	1	TBD	Call TI	Call TI	
TIBPAL22V10-20MFKB	NRND	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	
TIBPAL22V10-20MJTB	NRND	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	
TIBPAL22V10-20MWB	NRND	CFP	W	24	1	TBD	A42	N / A for Pkg Type	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### JT (R-GDIP-T\*\*)

### 24 LEADS SHOWN

### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

### W (R-GDFP-F24)

### **CERAMIC DUAL FLATPACK**



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
  - E. Index point is provided on cap for terminal identification only.



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

ti.com/automotive
ti.com/communications
.ti.com/computers
.ti.com/consumer-apps
.ti.com/energy
.ti.com/industrial
.ti.com/medical
.ti.com/security
ti.com/space-avionics-defense
.ti.com/video
.ti. .ti.

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

OMAP Mobile Processors www.ti.com/omap

**Products** 

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com