

WIDEBAND, LOW NOISE, LOW DISTORTION FULLY DIFFERENTIAL AMPLIFIER

FEATURES

- Fully Differential Architecture
- Common-Mode Input Range Includes the Negative Rail
- Minimum Gain of 2 V/V (6 dB)
- Bandwidth: 2 GHz
 Slew Rate: 6400 V/μs
 1% Settling Time: 2 ns
- HD₂: -72 dBc at 100 MHz
 HD₃: -79 dBc at 100 MHz
- OIP₂: 78 dBm at 70 MHz
 OIP₃: 42 dBm at 70 MHz
- Input Voltage Noise: 2.3 nV/√Hz (f > 10 MHz)
- Noise Figure: 19.2 dB (G = 10 dB)
 Output Common-Mode Control
 5-V Power Supply Current: 39.2 mA
- 5-v Power Supply Current: 39.2 m/s
 Power-Down Capability: 0.65 mA

APPLICATIONS

- 5-V Data-Acquisition Systems
- High Linearity ADC Amplifier
- Wireless Communication
- Medical Imaging
- Test and Measurement

DESCRIPTION

The THS4508 is a wideband, fully-differential operational amplifier designed for single-supply 5-V data acquisition systems. It has very low noise at 2.3 nV/ $\sqrt{\text{Hz}}$, and extremely low harmonic distortion of -72 dBc HD₂ and -79 dBc HD₃ at 100 MHz with 2 V_{PP}, G = 10 dB, and 1-k Ω load. Slew rate is very high at 6400 V μ s, and with settling time of 2 ns to 1% (2 V step), it is ideal for pulsed applications. It is designed for minimum gain of 6 dB, but is optimized for gain of 10 dB.

To allow for dc coupling to analog-to-digital converters (ADCs), its unique output common-mode control circuit maintains the output common-mode voltage within 5-mV offset (typical) from the set voltage, when set within 0.5 V of mid-supply. The common-mode set point is set to mid-supply by internal circuitry, which may be over-driven from an external source.

The THS4508 is a high-performance amplifier that has been optimized for use in high performance, 5-V single-supply data acquisition systems. The output has been optimized for best performance with its common-mode voltages set to mid-supply, and the input has been optimized for best performance with its common-mode voltage set to 0.7 V. High performance at a low power-supply voltage is ideal for high-performance, single-supply 5-V data-acquisition systems with a minimum parts count. The combined performance of the THS4508 in a gain of 10-dB driving the ADS5500 ADC, sampling at 125 MSPS, is 82-dBc SFDR, and 68.3-dBc SNR with a -1-dBFS signal at 70 MHz.

The THS4508 is offered in a quad 16-pin leadless QFN package (RGT), and is characterized for operation over the full industrial temperature range from -40°C to +85°C.




Figure 1. Video Buffer



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

| | | | UNIT |
|------------------|--------------------|---------------------------------------------------------------------------|------------------------------|
| V _{SS} | Supply voltage | V _{S-} to V _{S+} | 5.5 V |
| V _I | Input voltage | | ±V _S |
| V_{ID} | Differential input | voltage | 4 V |
| Io | Output current | | 200 mA |
| | Continuous powe | r dissipation | See Dissipation Rating Table |
| T_{J} | Maximum junction | n temperature (2) | +150°C |
| T _J | Maximum junction | n temperature, continuous operation, long term reliability ⁽³⁾ | +125°C |
| T _A | Operating free-air | temperature range | -40°C to +85°C |
| T _{stg} | Storage temperat | ure range | −65°C to +150°C |
| | | HBM | 2000 V |
| | ESD ratings | CDM | 1500 V |
| | | MM | 100 V |

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

DISSIPATION RATINGS TABLE (PER PACKAGE)

| DACKACE | 0 | θ _{JA} | POWER RATING | | |
|----------|---------|-----------------|-----------------------|-----------------------|--|
| PACKAGE | Alc | | T _A ≤ 25°C | T _A = 85°C | |
| RGT (16) | 2.4°C/W | 39.5°C/W | 2.3 W | 225 mW | |

ORDERING INFORMATION(1)

| PRODUCT | PACKAGE- LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|---------|------------------|-----------------------|-----------------------------------|--------------------|--------------------|------------------------------|
| THS4508 | OFN 16 | DCT | 40°C to 105°C | TUCAFOO | THS4508RGTT | Tape and Reel, 250 |
| 1034506 | QFN-16 | RGT | –40°C to +85°C | THS4508 | THS4508RGTR | Tape and Reel, 3000 |


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

⁽²⁾ The absolute maximum temperature under any condition is limited by the constraints of the silicon process.

⁽³⁾ The maximum junction temperature for continuous operation is limited by the package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device. The THS4508 incorporates a (QFN) exposed thermal pad on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the QFN thermally enhanced package.



DEVICE INFORMATION



TERMINAL FUNCTIONS

| TERMINAL (RGT PACKAGE) NO. NAME DESCRIPTION | | DESCRIPTION | | | |
|-----------------------------------------------|------------------|----------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| | | | | | |
| 1 | NC | No internal connection | | | |
| 2 | V_{IN-} | Inverting amplifier input | | | |
| 3 | V_{OUT+} | Noninverting amplifier output | | | |
| 4, 9 | CM | Common-mode voltage input | | | |
| 5–8 | V_{S+} | Positive amplifier power-supply input | | | |
| 10 | V _{OUT} | Inverting amplifier output | | | |
| 11 | V _{IN+} | Noninverting amplifier input | | | |
| 12 | PD | Power-down, \overline{PD} = logic low puts part into low-power mode, \overline{PD} = logic high or open for normal operation | | | |
| 13–16 | V_{S-} | Negative amplifier power-supply input | | | |



ELECTRICAL CHARACTERISTICS; $V_{S+} - V_{S-} = 5 \text{ V}$:

Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{ V}$, G = 10 dB, CM = open, $V_{O} = 2 \text{ V}_{PP}$, $R_{F} = 349 \Omega$, $R_{L} = 200 \Omega$ Differential, $T = +25^{\circ}C$ Single-Ended Input, Differential Output, Input Referenced to Ground, and Output Referenced to Mid-supply.

| PARAMETER | TEST CON | DITIONS | MIN | TYP | MAX | UNITS | TEST LEVEL ⁽¹⁾ |
|-------------------------------------------|-----------------------------------------------------------------|--------------------------|------|------|-------|--------------------|------------------------------|
| AC PERFORMANCE (see Figure 44) | | | | | | | |
| | $G = 6 \text{ dB}, V_0 = 100 \text{ mV}_1$ | PP | | 2 | | GHz | |
| Small-Signal Bandwidth | $G = 10 \text{ dB}, V_O = 100 \text{ mV}_{PP}$ | | | 1.7 | | GHz | |
| Smail-Signal Bandwidth | $G = 14 \text{ dB}, V_0 = 100 \text{ m}$ | / _{PP} | | 600 | | MHz | |
| | $G = 20 \text{ dB}, V_0 = 100 \text{ m}$ | / _{PP} | | 300 | | MHz | |
| Gain-Bandwidth Product | G = 20 dB | | | 3 | | GHz | |
| Bandwidth for 0.1 dB flatness | $G = 10 \text{ dB}, V_O = 2 V_{PP}$ | | | 400 | | MHz | |
| Large-Signal Bandwidth | G = 10 dB, V _O = 2 V _{PP} | | | 1.5 | | GHz | |
| Slew Rate (Differential) | | | | 6400 | | V/μs | |
| Rise Time | | | | 0.5 | | ns | |
| Fall Time | V _O = 2-V Step | | | 0.5 | | ns | |
| Settling Time to 1% | | | | 2 | | ns | |
| Settling Time to 0.1% | | | | 12 | | μs | |
| | f = 10 MHz | | | -104 | | | |
| 2nd-Order Harmonic Distortion | f = 50 MHz | | | -82 | | | |
| | f = 100 MHz | | | -69 | | | С |
| | f = 10 MHz | | | -105 | | dBc | |
| 3rd-Order Harmonic Distortion | f = 50 MHz | | | -92 | | | |
| | f = 100 MHz | | | -81 | | | |
| 2nd-Order Intermodulation Distortion | 200-kHz tone spacing, $R_L = 499 \Omega$ | f _C = 70 MHz | | -78 | | dBc dBm | |
| | | f _C = 140 MHz | | -64 | | | |
| | | f _C = 70 MHz | | -95 | | | |
| 3rd-Order Intermodulation Distortion | | f _C = 140 MHz | | -78 | | | |
| | | f _C = 70 MHz | | 78 | | | |
| 2nd-Order Output Intercept Point | 200-kHz tone spacing, | f _C = 140 MHz | | 58 | | | |
| | $R_L = 100 \Omega$ | f _C = 70 MHz | | 42 | | | |
| 3rd-Order Output Intercept Point | | f _C = 140 MHz | | 35 | | | |
| | f _C = 70 MHz | 0 - | | 12.2 | | | |
| 1-dB Compression Point (2) | f _C = 140 MHz | | | 10.8 | | dBm | |
| Noise Figure | 50-Ω system, 10 MHz | | | 19.2 | | dB | |
| Input Voltage Noise | f > 10 MHz | | | 2.3 | | nV/√ Hz | |
| Input Current Noise | f > 10 MHz | | | 2.9 | | pA/√ Hz | |
| DC PERFORMANCE | | | | | | | |
| Open-Loop Voltage Gain (A _{OI}) | | | | 68 | | dB | С |
| | T _A = +25°C | | | 1 | 4 | | |
| Input Offset Voltage | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | | 1 | 5 | mV | Α |
| Average Offset Voltage Drift | 1 _A = -40 C to 700 C | | | 2.3 | | μV/°C | В |
| g | T _A = +25°C | | 1.75 | 8 | 15.5 | F-// 0 | |
| Input Bias Current | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | 0 | 8 | 18.5 | μΑ | Α |
| Average Bias Current Drift | .A 0 10 100 0 | | | 20 | . 5.0 | nA/°C | В |
| Stago Diao Garront Dint | T _A = +25°C | | | 0.5 | 3.6 | 1,, , 0 | P P |
| Input Offset Current | $T_A = +23 \text{ C}$ $T_A = -40 \text{ °C to } +85 \text{ °C}$ | | | 0.5 | 7 | μΑ | А |
| Average Offset Current Drift | | | | 7 | | nA/°C | В |

⁽¹⁾ Test levels: (A) 100% tested at 25°C. Overtemperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated

⁽²⁾ The 1-dB compression point is measured at the load with 50-Ω double termination. Add 3 dB to refer to amplifier output.



ELECTRICAL CHARACTERISTICS; $V_{S+} - V_{S-} = 5 \text{ V}$: (continued)

Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{ V}$, G = 10 dB, CM = open, $V_O = 2 \text{ V}_{PP}$, $R_F = 349 \Omega$, $R_L = 200 \Omega$ Differential, $T = +25^{\circ}C$ Single-Ended Input, Differential Output, Input Referenced to Ground, and Output Referenced to Mid-supply.

| PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNITS | TEST LEVEL ⁽¹⁾ |
|-----------------------------------------|-----------------------------------------------------|----------------------------------------------------|---------------------|-----------------|------|----------|------------------------------|
| INPUT | | | | | | | |
| Common-Mode Input Range High | | | | 2.3 | | V | В |
| Common-Mode Input Range Low | | | | -0.3 | | V | |
| Common-Mode Rejection Ratio | | | | 90 | | dB | В |
| Differential Input Impedance | | | | 18.2 2.2 | | MΩ pF | С |
| Common-Mode Input Impedance | | | | 3.8 2.5 | | MΩ pF | С |
| OUTPUT | | | | | | | |
| | | $T_A = +25^{\circ}C$ | 3.7 | 3.8 | | | |
| Maximum Output Voltage High | Each output with 100 Ω | $T_A = -40^{\circ}\text{C to} +85^{\circ}\text{C}$ | 3.6 | 3.8 | | V | |
| | to mid-supply | T _A = +25°C | | 1.2 | 1.3 | | Α |
| Minimum Output Voltage Low | | T _A = -40°C to +85°C | | 1.2 | 1.4 | | |
| | T _A = +25°C | II. | 4.8 | 5.2 | | | _ |
| Differential Output Voltage Swing | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | 4.4 | 5.2 | | V | Α |
| Differential Output Current Drive | R _L = 10 Ω | | | 96 | | mA | С |
| Output Balance Error | V _O = 100 mV, f = 1 MHz | | | -43 | | dB | С |
| Closed-Loop Output Impedance | f = 1 MHz | | | 0.3 | | Ω | С |
| OUTPUT COMMON-MODE VOLTAGE CONTRO | DL | | 1 | 1 | | 1 | |
| Small-Signal Bandwidth | | | | 700 | | MHz | |
| Slew Rate | | | | 110 | | V/μs | |
| Gain | | | | 1 | | V/V | |
| Output Common-Mode Offset from CM input | 1.25 V < CM < 3.5 V | | | 5 | | mV | С |
| CM Input Bias Current | 1.25 V < CM < 3.5 V | | | ±40 | | μΑ | |
| CM Input Voltage Range | | | | 1.25 to 3.75 | | V | |
| CM Input Impedance | | | | 32 1.5 | | kΩ pF | |
| CM Default Voltage | | | | 2.5 | | V | |
| POWER SUPPLY | | | 1 | 1 | | 11 | |
| Specified Operating Voltage | | | 3.75 ⁽³⁾ | 5 | 5.25 | V | С |
| Maximum Quiescent Current | T _A = +25°C | | | 39.2 | 42.5 | | |
| | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | | 39.2 | 43.5 | 1 | A |
| Minimum Quiescent Current | T _A = +25°C | | 35.9 | 39.2 | | - mA | Α |
| | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | 35 | 39.2 | | | |
| Power-Supply Rejection (±PSRR) | To differential output | | | 90 | | dB | С |
| POWER-DOWN | Referenced to V _S - | | - | ' | | 1 | |
| Enable Voltage Threshold | Device assured <i>on</i> above 2.1 V | | | > 2.1 | | ., | 0 |
| Disable Voltage Threshold | Device assured off below 0.7 V | | | < 0.7 | | V | С |
| Davis Davis Orianas Comment | T _A = +25°C | | | 0.65 | 0.9 | ^ | ^ |
| Power-Down Quiescent Current | T _A = -40°C to +85°C | | | 0.65 | 1 | mA | Α |
| Input Bias Current | PD = V _{S-} | | | 100 | | μΑ | |
| Input Impedance | | | | 50 2 | | kΩ pF | • |
| Turn-on Time Delay | Measured to output on | | | 55 | | ns | С |
| Turn-off Time Delay | Measured to output off | | | 10 | | μs | |

⁽³⁾ See the Application Information section of this data sheet for device operation with full supply voltages less than 5 V.

Copyright © 2005–2008, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS

TYPICAL AC PERFORMANCE: $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions unless otherwise noted: V_{S+} = 5 V, V_{S-} = 0 V, G = 10 dB, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200 Ω Differential, Single-Ended Input, Input Referenced to Ground and Output Referenced to Midrail

| Small-Signal Frequency Res | sponse | | Figure 2 |
|-------------------------------|------------------------------------------------------------------|------------------------------|-----------|
| Large Signal Frequency Res | sponse | | Figure 3 |
| | HD_2 , $G = 6$ dB, $V_{OD} = 2$ V_{PP} | vs Frequency | Figure 4 |
| | HD_3 , $G = 6$ dB, $V_{OD} = 2$ V_{PP} | vs Frequency | Figure 5 |
| | HD_2 , $G = 10$ dB, $V_{OD} = 2$ V_{PP} | vs Frequency | Figure 6 |
| | HD ₃ , G = 10 dB, V _{OD} = 2 V _{PP} | vs Frequency | Figure 7 |
| Harmonic | HD ₂ , G = 14 dB, V _{OD} = 2 V _{PP} | vs Frequency | Figure 8 |
| Distortion | HD ₃ , G = 14 dB, V _{OD} = 2 V _{PP} | vs Frequency | Figure 9 |
| | HD ₂ , G = 10 dB | vs Output voltage | Figure 10 |
| | HD ₃ , G = 10 dB | vs Output voltage | Figure 11 |
| | HD ₂ , G = 10 dB | vs CM input voltage | Figure 12 |
| | HD ₃ , G = 10 dB | vs CM input voltage | Figure 13 |
| | IMD_2 , G = 6 dB, V_{OD} = 2 V_{PP} | vs Frequency | Figure 14 |
| | IMD_3 , G = 6 dB, V_{OD} = 2 V_{PP} | vs Frequency | Figure 15 |
| Intermodulation | IMD_2 , G = 10 dB, V_{OD} = 2 V_{PP} | vs Frequency | Figure 16 |
| Distortion | IMD_3 , G = 10 dB, V_{OD} = 2 V_{PP} | vs Frequency | Figure 17 |
| | IMD_2 , G = 14 dB, V_{OD} = 2 V_{PP} | vs Frequency | Figure 18 |
| | IMD_3 , G = 14 dB, V_{OD} = 2 V_{PP} | vs Frequency | Figure 19 |
| | OIP ₂ | vs Frequency | Figure 20 |
| Output Intercept Point | OIP ₃ | vs Frequency | Figure 21 |
| S-Parameters | | vs Frequency | Figure 22 |
| Transition Rate | | vs Output Voltage | Figure 23 |
| Transient Response | | | Figure 24 |
| Settling Time | | | Figure 25 |
| 0.1 dB Flatness | | | Figure 26 |
| Rejection Ratio | | vs Frequency | Figure 27 |
| Output Impedance | | vs Frequency | Figure 28 |
| Overdrive Recovery | | | Figure 29 |
| Output Voltage Swing | | vs Load Resistance | Figure 30 |
| Turn-Off Time | | | Figure 31 |
| Turn-On Time | | | Figure 32 |
| Input Offset Voltage | | vs Input Common-Mode Voltage | Figure 33 |
| Open Loop Gain | | vs Frequency | Figure 34 |
| Input Referred Noise | | vs Frequency | Figure 35 |
| Noise Figure | | vs Frequency | Figure 36 |
| Quiescent Current | | vs Supply Voltage | Figure 37 |
| Output Balance Error | | vs Frequency | Figure 38 |
| CM Input Impedance | | vs Frequency | Figure 39 |
| CM Small-Signal Frequency | Response | · · | Figure 40 |
| CM Input Bias Current | • | vs CM Input Voltage | Figure 41 |
| Differential Output Offset Vo | ltage | vs CM Input Voltage | Figure 42 |
| Output Common-Mode Offse | | vs CM Input Voltage | Figure 43 |

Submit Documentation Feedback

Copyright © 2005–2008, Texas Instruments Incorporated



TYPICAL AC PERFORMANCE: $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{ V}$, G = 10 dB, CM = open, $V_{O} = 2 \text{ V}_{PP}$, $R_{F} = 349 \Omega$, $R_{L} = 200 \Omega$ Differential, Single-Ended Input, Input Referenced to Ground and Output Referenced to Midrail





Figure 2.



LARGE-SIGNAL FREQUENCY RESPONSE




Figure 3.







Figure 5.












Figure 9.




Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{ V}$, G = 10 dB, G = 10 dB, G = 2 V, $G = 2 \text{ V$









HD₃ vs CM OUTPUT VOLTAGE




Figure 12.

Figure 13.








Figure 14.



IMD₃ vs FREQUENCY

Figure 15.






Figure 17.



Test conditions unless otherwise noted: $V_{S+} = 5 \text{ V}$, $V_{S-} = 0 \text{ V}$, G = 10 dB, G = 10 dB, G = 2 V, $G = 2 \text{ V$




Figure 18.




Figure 20.




Figure 19.




Figure 21.

Copyright © 2005–2008, Texas Instruments Incorporated







Figure 22.



0.1-dB FLATNESS 10.5 10.4 $V_{OD} = 100 \text{ mV}_{PP}$ 10.3 10.2 Signal Gain - dB 10.1 10 9.9 9.8 9.7 100 k 1 M 100 M 10 M 1 G f - Frequency - Hz

Figure 26.

TRANSITION RATE vs OUTPUT VOLTAGE





Figure 23.



REJECTION RATIO vs FREQUENCY





Figure 27.









Figure 28.








Figure 30.

Figure 31.




Figure 32.




Figure 34.




Figure 33.




Figure 35.



Test conditions unless otherwise noted: $V_{S+}=5~V,~V_{S-}=0~V,~G=10~dB,~CM=open,~V_O=2~V_{PP},~R_F=349~\Omega,~R_L=200~\Omega$ Differential, Single-Ended Input, Input Referenced to Ground and Output Referenced to Midrail




Figure 36.




Figure 38.




Figure 37.

CM INPUT IMPEDANCE vs FREQUENCY




Figure 39.




Figure 40.




Figure 42.




Figure 41.

V_{OC} OFFSET VOLTAGE vs CM INPUT VOLTAGE




Figure 43.



TEST CIRCUITS

The THS4508 is tested with the following test circuits built on the EVM. For simplicity, the power supply decoupling is not shown—see the layout in the *Application Information* section for recommendations. Depending on the test conditions, component values are changed per the following tables, or as otherwise noted. The signal generators used are ac-coupled 50- Ω sources, and a 0.22- μ F capacitor and a 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input to balance the circuit.

Table 1. Gain Component Values

| GAIN | R_{F} | R_G | R _{IT} |
|-------|---------|--------|-----------------|
| 6 dB | 348 Ω | 165 Ω | 61.9 Ω |
| 10 dB | 348 Ω | 100 Ω | 69.8 Ω |
| 14 dB | 348 Ω | 56.2 Ω | 88.7 Ω |
| 20 dB | 348 Ω | 16.5 Ω | 287 Ω |

Note the gain setting includes $50-\Omega$ source impedance. Components are chosen to achieve gain and $50-\Omega$ input termination.

Table 2. Load Component Values

| R_L | Ro | R _{OT} | Atten. |
|-------|--------|-----------------|---------|
| 100 Ω | 25 Ω | Open | 6 dB |
| 200 Ω | 86.6 Ω | 69.8 Ω | 16.8 dB |
| 499 Ω | 237 Ω | 56.2 Ω | 25.5 dB |
| 1k Ω | 487 Ω | 52.3 Ω | 31.8 dB |

Note the total load includes $50-\Omega$ termination by the test equipment. Components are chosen to achieve load and $50-\Omega$ line termination through a 1:1 transformer.

Due to the voltage divider on the output formed by the load component values, the amplifier output is attenuated. The column *Atten* in Table 2 shows the attenuation expected from the resistor divider. When using a transformer at the output as shown in Figure 45, the signal will see slightly more loss, and these numbers will be approximate.

Frequency Response

The circuit shown in Figure 44 is used to measure the frequency response of the circuit.

A network analyzer is used as the signal source and as the measurement device. The output impedance of the network analyzer is 50 $\Omega.$ R_{IT} and R_{G} are chosen to impedance match to 50 $\Omega,$ and to maintain the proper gain. To balance the amplifier, a 0.22- μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

The output is probed using a high-impedance differential probe across the $100-\Omega$ resistor. The gain is referred to the amplifier output by adding back the 6-dB loss due to the voltage divider on the output.




Figure 44. Frequency Response Test Circuit

Distortion and 1 db Compression

The circuit shown in Figure 45 is used to measure harmonic distortion, intermodulation distortion, and 1-db compression point of the amplifier.

A signal generator is used as the signal source and the output is measured with a spectrum analyzer. The output impedance of the signal generator is 50 $\Omega.$ R_{IT} and R_{G} are chosen to impedance-match to 50 $\Omega,$ and to maintain the proper gain. To balance the amplifier, a 0.22- μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured, then a high-pass filter is inserted at the output to reduce the fundamental so that it does not generate distortion in the input of the spectrum analyzer.

The transformer used in the output to convert the signal from differential to single-ended is an ADT1-1WT. It limits the frequency response of the circuit so that measurements cannot be made below approximately 1 MHz.




Figure 45. Distortion Test Circuit



The 1-dB compression point is measured with a spectrum analyzer with $50-\Omega$ double termination or $100-\Omega$ termination as shown in Table 2. The input power is increased until the output is 1 dB lower than expected. The number reported in the table data is the power delivered to the spectrum analyzer input. Add 3 dB to refer to the amplifier output.

S-Parameter, Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive, Output Voltage, and Turn-On/Off Time

The circuit shown in Figure 46 is used to measure s-parameters, slew rate, transient response, settling time, output impedance, overdrive recovery, output voltage swing, and turn-on/turn-off times of the amplifier. For output impedance, the signal is injected at V_{OUT} with V_{IN} left open and the drop across the 49.9 Ω resistor is used to calculate the impedance seen looking into the amplifier output.

Because S_{21} is measured single-ended at the load with 50- Ω double termination, add 12 dB to refer to the amplifier output as a differential signal.




Figure 46. S-Parameter, SR, Transient Response, Settling Time, Z₀, Overdrive Recovery, V_{OUT} Swing, and Turn-On/Off Test Circuit

CM Input

The circuit shown in Figure 47 is used to measure the frequency response and input impedance of the CM input. Frequency response is measured single-ended

at V_{OUT+} or V_{OUT-} with the input injected at V_{IN} , R_{CM} = 0 Ω and R_{CMT} = 49.9 Ω . The input impedance is measured with R_{CM} = 49.9 Ω with R_{CMT} = open, and calculated by measuring the voltage drop across R_{CM} to determine the input current.




Figure 47. CM Input Test Circuit

CMRR and PSRR

The circuit shown in Figure 48 is used to measure the CMRR and PSRR of V_{S+} and V_{S-} . The input is switched appropriately to match the test being performed.




Figure 48. CMRR and PSRR Test Circuit



APPLICATION INFORMATION

APPLICATIONS

The following circuits show application information for the THS4508. For simplicity, power-supply decoupling capacitors are not shown in these diagrams. For more detail on the use and operation of fully differential operational amplifiers, refer to application report *Fully-Differential Amplifiers* (SLOA054), available for download at the TI web site.

Differential Input to Differential Output Amplifier

The THS4508 is a fully differential operational amplifier, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 49 (CM input not shown). The gain of the circuit is set by $R_{\rm F}$ divided by $R_{\rm G}$.




Figure 49. Differential Input to Differential Output Amplifier

Depending on the source and load, input and output termination can be accomplished by adding R_{IT} and $R_{\text{O}}.$

Single-Ended Input to Differential Output Amplifier

The THS4508 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 50 (CM input not shown). The gain of the circuit is again set by $R_{\rm F}$ divided by $R_{\rm G}$.




Figure 50. Single-Ended Input to Differential Output Amplifier

Input Common-Mode Voltage Range

The input common-model voltage of a fully differential operational amplifier is the voltage at the (+) and (–) input pins of the operational amplifier.

It is important to not violate the input common-mode voltage range (V_{ICR}) of the operational amplifier. Assuming the operational amplifier is in linear operation the voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin determines the input common-mode voltage of the operational amplifier.

Treating the negative input as a summing node, the voltage is given by Equation 1:

$$V_{IC} = \left(V_{OUT+} \times \frac{R_G}{R_G + R_F}\right) + \left(V_{IN-} \times \frac{R_F}{R_G + R_F}\right) \tag{1}$$

To determine the V_{ICR} of the operational amplifier, the voltage at the negative input is evaluated at the extremes of V_{OUT+} .

As the gain of the operational amplifier increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

Setting the Output Common-Mode Voltage

The output common-mode voltage is set by the voltage at the CM pin(s). The internal common-mode control circuit maintains the output common-mode voltage within 5-mV offset (typical) from the set voltage, when set within 0.5 V of mid-supply. If left unconnected, the common-mode set point is set to mid-supply by internal circuitry, which may be over-driven from an external source. Figure 51 is representative of the CM input. The internal CM circuit has about 700 MHz of -3-dB bandwidth, which

(3)



is required for best performance, but it is intended to be a dc-bias input pin. Bypass capacitors are recommended on this pin to reduce noise at the output. The external current required to overdrive the internal resistor divider is given by Equation 2:

$$I_{EXT} = \frac{2V_{CM} - (V_{S+} - V_{S-})}{50 \text{ k}\Omega}$$
 (2)

where V_{CM} is the voltage applied to the CM pin, and V_{S+} ranges from 3.75 V to 5 V, and V_{S-} is 0 V (ground).




Figure 51. CM Input Circuit

Device Operation with Single Power Supplies Less than 5 V

The THS4508 is optimized to work in systems using a 5-V single supply, and the characterization data presented in this data sheet were taken with 5-V single-supply inputs. For ac-coupled systems or dc-coupled systems operating with supplies less than 5 V and greater than 3.75 V, the amplifier input common-mode range is maximized by adding pull-down resistors at the device inputs. The pull-down resistors provide additional loading at the input, and lower the common-mode voltage that is fed back into the device input through resistor R_F. Figure 52 shows the circuit configuration for this mode of operation where R_{PD} is added to the dc-coupled circuit to avoid violating the V_{ICR} of the operational amplifier. Note R_S and R_{IT} are added to the alternate input from the signal input to balance the amplifier. One resistor that is equal to the combined value $R_I = R_G + R_S \parallel R_{IT}$ can be placed at the alternate input.




Figure 52. THS4508 DC-Coupled Single-Source Supply Range From 3.75 V to 5 V With R_{PD} Used To Set V_{IC}

Note that in Figure 52, the source is referenced to ground as is the input termination resistor R_{IT} . The proper value of resistance to add can be calculated from Equation 3:

$$R_{PD} = \frac{1}{\frac{1}{R_F} \left[\frac{1.6}{\frac{V_{S+}}{2} - 1.6} \right] - \frac{1}{R_I}}$$

where $R_I = R_G + R_S \parallel R_{IT}$.

 $V_{\text{S+}}$ is the power-supply voltage, R_{F} is the feedback resistance, R_{G} is the gain-setting resistance, R_{S} is the signal source resistance, and R_{IT} is the termination resistance.

Table 3 is a modification of Table 1 to add the proper values with R_{PD} assuming $V_{S+} = 3.75$ V, a dc-coupled $50-\Omega$ source impedance, and setting the output common-mode voltage to mid-supply.

Table 3. R_{PD} Values for Various Gains, V_{S+} = 3.75 V, DC-Coupled Signal Source

| Gain | R _F | R_G | R _{IT} | R _{PD} |
|-------|----------------|--------|-----------------|-----------------|
| 6 dB | 348 Ω | 169 Ω | 64.9 Ω | 86.6 Ω |
| 10 dB | 348 Ω | 102 Ω | 78.7 Ω | 110 Ω |
| 14 dB | 348 Ω | 61.9 Ω | 115 Ω | 158 Ω |
| 20 dB | 348 Ω | 40.2 Ω | 221 Ω | 226 Ω |

If the signal originates from an ac-coupled $50-\Omega$ source (see Figure 53), the equivalent dc-source resistance is an open circuit and $R_I = R_G + R_{IT}$. Table 4 is a modification of Table 1 to add the proper values with R_{PD} assuming $V_{S+} = 3.75$ V, an ac-coupled $50-\Omega$ source impedance, and setting the output common-mode voltage to mid-supply.



Table 4. R_{PD} Values for Various Gains, V_{S+} = 3.75 V, AC-Coupled Signal Source

| Gain | R _F | R_G | R _{IT} | R _{PD} |
|-------|----------------|--------|-----------------|-----------------|
| 6 dB | 348 Ω | 169 Ω | 64.9 Ω | 80.6 Ω |
| 10 dB | 348 Ω | 102 Ω | 78.7 Ω | 90.9 Ω |
| 14 dB | 348 Ω | 61.9 Ω | 115 Ω | 90.9 Ω |
| 20 dB | 348 Ω | 40.2 Ω | 221 Ω | 77.6 Ω |




Figure 53. THS4508 AC-Coupled Single-Source Supply Range From 3.75 V to 5 V With $R_{\rm PD}$ Used To Set $V_{\rm IC}$

Video Buffer

Figure 54 shows a possible application of the THS4508 as a dc-coupled video buffer with a gain of 2. Figure 55 shows a plot of the Y' signal originating from a HDTV 720p video system. The input signal includes a 3-level sync (minimum level at -0.3 V), and the portion of the video signal with maximum amplitude of 0.7 V. Although the buffer draws its power from a 5-V single-ended power supply, internal level shifters allow the buffer to support input signals which are as much as -0.3 V below ground. This allows maximum design flexibility while maintaining a minimum parts count. Figure 56 shows the differential output of the buffer. Note that the dc-coupled amplifier can introduce a dc offset on a signal applied at its input




Figure 54. Single-Supply Video Buffer, Gain = 2




Figure 55. Y' Signal With 3-Level Sync and Video Signal




Figure 56. Video Buffer Differential Output Signal

THS4508 + ADS5500 Combined Performance

The THS4508 is designed to be a high-performance drive amplifier for high-performance data converters such as the ADS5500 14-bit 125-MSPS ADC. Figure 57 shows a circuit combining the two devices, and Figure 58 shows the combined SNR and SFDR performance versus frequency with -1 dBFS input signal level sampling at 125 MSPS. The THS4508 amplifier circuit provides 10 dB of gain, and converts the single-ended input signal to a differential output signal. The default common-mode output of the THS4508 (2.5 V) is not compatible with the required common-mode input of the ADS5500 (1.55 V), so dc-blocking capacitors are added (0.22 µF). Note that a biasing circuit (not shown in Figure 57) is needed to provide the required common-mode, dc-input for the ADS5500. The 100-Ω resistors and 2.7-pF capacitor between the THS4508 outputs and ADS5500 inputs along with the input capacitance of the ADS5500 limit the bandwidth of the signal to 115 MHz (-3 dB). For testing, a signal generator is used for the signal source. The generator is an ac-coupled $50-\Omega$ source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal

Copyright © 2005–2008, Texas Instruments Incorporated



source. Input termination is accomplished via the $69.8-\Omega$ resistor and $0.22-\mu F$ capacitor to ground in conjunction with the input impedance of the amplifier circuit. A $0.22-\mu F$ capacitor and $49.9-\Omega$ resistor is inserted to ground across the $69.8-\Omega$ resistor and $0.22-\mu F$ capacitor on the alternate input to balance the circuit. Gain is a function of the source impedance, termination, and $348-\Omega$ feedback resistor. See Table 1 for component values to set proper $50-\Omega$ termination for other common gains.




Figure 57. THS4508 + ADS5500 Circuit




Figure 58. THS4508 + ADS5500 SFDR and SNR Performance versus Frequency

THS4508 + ADS5424 Combined Performance

Figure 59 shows the THS4508 driving the ADS5424 ADC, and Figure 60 shows the combined SNR and SFDR performance versus frequency with -1 dBFS input signal level and sampling at 80 MSPS.

As before, the THS4508 amplifier provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5424. Input termination and circuit testing is the same as described above for the THS4508 + ADS5500 circuit.

The $225-\Omega$ resistors and 2.7-pF capacitor between the THS4508 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100 MHz (–3 dB).

When the THS4508 is operated from a single power supply with $V_{S+} = 5$ V and $V_{S-} =$ ground, the 2.5-V output common-mode voltage is compatible with the recommended value of the ADS5424 input common-mode voltage (2.4 V).




Figure 59. THS4508 + ADS5424 Circuit




Figure 60. THS4508 + ADS5424 SFDR and SNR Performance vs Frequency



Layout Recommendations

It is recommended to follow the layout of the external components near the amplifier, ground plane construction, and power routing of the EVM as closely as possible. General guidelines are:

- Signal routing should be direct and as short as possible into and out of the operational amplifier circuit.
- 2. The feedback path should be short and direct avoiding vias.
- 3. Ground or power planes should be removed from directly under the amplifier's input and output pins.
- 4. An output resistor is recommended on each output, as near to the output pin as possible.
- 5. Two 10- μ F and two 0.1- μ F power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- Two 0.1-μF capacitors should be placed between the CM input pins and ground. This limits noise coupled into the pins. One each should be placed to ground near pin 4 and pin 9.
- It is recommended to split the ground pane on layer 2 (L2) as shown below and to use a solid ground on layer 3 (L3). A single-point connection should be used between each split section on L2

and L3.

- A single-point connection to ground on L2 is recommended for the input termination resistors R1 and R2. This should be applied to the input gain resistors if termination is not used.
- 9. The THS4508 recommended printed circuit board (PCB) footprint is shown in Figure 61.




Figure 61. QFN Etch and Via Pattern



THS4508 EVM

Figure 62 is the THS4508 EVAL1 EVM schematic. Layers 1 through 4 of the PCB are shown in Figure 63 through Figure 66, and Table 5 lists the bill of material for the EVM as supplied from TI.




Figure 62. THS4508 EVAL1 EVM Schematic



Table 5. THS4508RGT EVM Bill of Materials

| ITEM | DESCRIPTION | SMD SIZE | REFERENCE DESIGNATOR | PCB QTY | MANUFACTURER'S PART NUMBER ⁽¹⁾ |
|------|----------------------------------------------|-------------|-------------------------|------------|----------------------------------------------|
| 1 | CAP, 10.0 F, Ceramic, X5R, 6.3V | 0805 | C3, C5 | 2 | (AVX) 08056D106KAT2A |
| 2 | CAP, 0.1 μF, Ceramic, X5R, 10V | 0402 | C11, C12, C13, C14 | 4 | (AVX) 0402ZD104KAT2A |
| 3 | CAP, 0.22 μF, Ceramic, X5R, 6.3V | 0402 | C15 | 1 | (AVX) 04026D224KAT2A |
| 4 | OPEN | 0402 | C1, C2, C7, C8, C9, C10 | 6 | |
| 5 | OPEN | 0402 | R9, R10 | 2 | |
| 6 | Resistor, 49.9 Ω, 1/16W, 1% | 0402 | R12 | 1 | (KOA) RK73H1ETTP49R9F |
| 8 | Resistor, 69.8 Ω, 1/16W, 1% | 0402 | R1, R2, R11 | 3 | (KOA) RK73H1ETTP69R8F |
| 9 | Resistor, 86.6 Ω, 1/16W, 1% | 0402 | R7, R8 | 2 | (KOA) RK73H1ETTP86R6F |
| 10 | Resistor, 100 Ω, 1/16W, 1% | 0402 | R3, R4 | 2 | (KOA) RK73H1ETTP1000F |
| 11 | Resistor, 348 Ω, 1/16W, 1% | 0402 | R5, R6 | 2 | (KOA) RK73H1ETTP3480F |
| 12 | Resistor, 0 Ω, 5% | 0805 | C4, C6 | 2 | (KOA) RK73Z2ATTD |
| 13 | Transformer, RF | | T1 | 1 | (MINI-CIRCUITS) ADT1-1WT |
| 14 | Jack, banana receptance, 0.25" diameter hole | | J5, J6 | 2 | (HH SMITH) 101 |
| 15 | OPEN | | J1, J7, J8 | 3 | |
| 16 | Connector, edge, SMA PCB Jack | | J2, J3 | 2 | (JOHNSON) 142-0701-801 |
| 17 | Test point, Red | | TP1, TP2, TP3 | 3 | (KEYSTONE) 5000 |
| 18 | IC, THS4508 | | U1 | 1 | (TI) THS4508RGT |
| 19 | Standoff, 4-40 HEX, 0.625" length | | | 4 | (KEYSTONE) 1808 |
| 20 | SCREW, PHILLIPS, 4-40, 0.250" | | | 4 | SHR-0440-016-SN |
| 21 | Printed circuit board | | | 1 | (TI) EDGE# 6468901 |

⁽¹⁾ The manufacturer's part numbers were used for tesr purposes only.




Figure 63. THS4508 EVM Top Layer




Figure 64. THS4508 EVM Layer 1




Figure 65. THS4508 EVM Layer 2






Figure 66. THS4508 EVM Bottom Layer

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input and output voltage ranges as specified in the table provided below.

| Input Range, V _{S+} to V _{S-} | 3.0 V to 6.0 V |
|-------------------------------------------------|---------------------------------------------------|
| Input Range, V _I | 3.0 V to 6.0 V NOT TO EXCEED V_{S+} or V_{S-} |
| Output Range, V _O | 3.0 V to 6.0 V NOT TO EXCEED V_{S+} or V_{S-} |

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the product data sheet or EVM user's guide (if user's guide is available) prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than +30°C. The EVM is designed to operate properly with certain components above +50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the material provided. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005–2008, Texas Instruments Incorporated

SLAS459E-SEPTEMBER 2005-REVISED SEPTEMBER 2008



Revision History

| CI | Changes from Revision D (May 2007) to Revision E | | | | | | |
|----|--------------------------------------------------|----|--|--|--|--|--|
| • | Added Ordering Information table | | | | | | |
| • | Changed Figure 35; corrected x-axis scale values | 14 | | | | | |





com 26-Aug-2008

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| THS4508RGTR | ACTIVE | QFN | RGT | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| THS4508RGTRG4 | ACTIVE | QFN | RGT | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| THS4508RGTT | ACTIVE | QFN | RGT | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| THS4508RGTTG4 | ACTIVE | QFN | RGT | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE DIMENSIONS

Cavity

TAPE AND REEL INFORMATION

REEL DIMENSIONS



◆ A0 **▶**

| A0 | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| 7 til dillionololio aro nomina | | | | | | | | | | | | |
|--------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| THS4508RGTR | QFN | RGT | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| THS4508RGTT | QFN | RGT | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| THS4508RGTR | QFN | RGT | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| THS4508RGTT | QFN | RGT | 16 | 250 | 210.0 | 185.0 | 35.0 |

RGT (S-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD 3,15 2,85 - A В 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE 0,08 0,05 0,00 Ċ 16 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

12

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

13

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

16X $\frac{0,30}{0,18}$

0,50

0,10 M C A B 0,05 M C

4203495/H 10/11

F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-2/Q 10/11

NOTE: All linear dimensions are in millimeters



RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

| roducts | | Applications |
|---------|---------------------|---------------|
| udia | ununu ti com/ou dio | Automotive on |

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti-rfid.com

Pr