TEA2019

CURRENT MODE SWITCHING POWER SUPPLY CONTROL CIRCUIT

DIRECT DRIVE OF THE EXTERNAL SWIT-CHING TRANSISTOR

7 SGS-THOMSON MICROELECTRONICS

- POSITIVE AND NEGATIVE OUTPUT CUR-RENTS UP TO 0.5A
- CURRENT LIMITATION
- DEMAGNETIZATION AND POWER TRANSIS-TOR SATURATION SENSING
- FULL OVERLOAD AND SHORT-CIRCUIT PROTECTION
- PROPORTIONAL BASE CURRENT DRIVING
- LOW STANDBY CURRENT BEFORE STAR-TING (< 1.6mA)
- SYNCHRONIZATION CAPABILITY WITH IN-TERNAL PLL
- THERMAL PROTECTION

Due to its current mode regulation, the TEA2019 facilitates design of power supplies with following features :

- High stability regulation loop.
- Automatic input voltage feed-forward in discontinuous mode fly-back.
- Automatic pulse-by-pulse current limitation.

Typical applications : Video Display Units, TV sets, typewriters, micro-computers and industrial applications.



DESCRIPTION

The TEA2019 is an 14-pin mini-dip low cost integrated circuit designed for the control of switch mode power supplies. It has the same basic functions as the TEA2018A but with synchronization capability by internal PLL. It is particularly suitable for applications where oscillator synchronization is required.

PIN CONNECTIONS



TEA2019

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vcc	Positive Supply Voltage		15	V
V _(aux)	Auxiliary Output Supply Voltage		15	V
Vcc	Negative Supply Voltage		- 5	V
I _O (peak)	Peak Output Current (duty cycle < 5%)		± 1	A
- I _I	Input Current P	ins 4-5	± 5	mA
T ₁	Junction Temperature		150	°C
Toper	Operating Ambient Temperature Range		- 20 to 70	°C
Tstg	Storage Temperature Range		- 40 to 150	°C

THERMAL DATA

R _{th (j-a)} Junction-ambient Thermal Resistance	80	°C/W
---	----	------



ELECTRICAL OPERATING CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vēc	Positive Supply Voltage	6.6	8	15	V
Vcc	Negative Supply Voltage	- 1	- 3	- 5	V
V _{CC(start)}	Minimum positive supply voltage required for starting $(V_{CC}^{\circ}$ rising)		6	6.6	V
V _{CC(stop)}	Minimum positive voltage below which device stops operating (V $_{CC}$ falling)	4.2	4.9	5.6	V
Δ V _{cc}	Hysteresis on V _{CC} Threshold	0.7	1.1	1.6	V
ICC(sb)	Standby Supply Current Before Starting [V [*] _{CC} < V _{CC(start)}]		1	1.6	mA
$V_{th}(I_C)$	Current Limitation Threshold Voltage (pin 12)	- 1100	- 1000	- 880	mV
R _(lc)	Collector Current Sensing Input Resistance		1000		Ω
I _S	Demagnetization Sensing Threshold	75	100	125	mV
	Demagnetization Sensing Input Current (pin 5 grounded)		1		μA
Tmax	Maximum Duty Cycle	70	80		%
Av	Error Amplifier Gain		50		
l†	Error Amplifier Input Current (non-inverting input) (pin 6)		2		μA
V _(re†)	Internal Reference Voltage	2.3	2.4	2.5	V
$\Delta V_{(ref)}$	Reference Voltage Temperature Drift		10-4		V/°C
ΔΤ					
∆ fosc	Oscillator Frequency Drift with Temperature (V _{CC} = + 8V)		0.05		%/°C
ΔΤ					
Δf_{osc}	Oscillator Frequency Drift with V_{CC}^{-} (+ 8V < V_{CC}^{-} < + 14V)		0.5		%/V
Δ V _{CC}					
t _{on} (min)	Minimum Conducting Time ($C_t = 1nF$)		2		μs

 $T_{amb} = + 25^{\circ}C$, potentials referenced to ground (unless otherwise specified)

SYNCHRONIZATION INPUT (pin 7)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{7pp}	Peak to Peak Sawtooth Voltage		0.5	2.5	V
R ₍₇₎	Input Impedance		20		kΩ

PLL CHARACTERISTICS

 C_t = 1.5nF, R_t = 68kΩ, $R_{(6.9)}$ = 50kΩ, + $I_B/-I_B$ = 1.25, V_{7pp} = 0.5V, $t_{storage}$ of the switching transistor = 1.5µs (see typical application)

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Frequency Sensitivity		100		Hz/μA
ΔΤ	Capture Range ($T_o = 64 \mu s$)		± 8		μs



SATURATION SENSING (pin 4)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V(4)	Input Threshold		3.2		V
I ₍₄₎	Input Current (V ₄ > 3.2V)	50			μA
	Input Internal Resistance		1		kΩ

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Včc	Positive Supply Voltage		8		V
Vcc	Negative Supply Voltage		3		V
lo	Output Current			0.5	A

GENERAL DESCRIPTION

OPERATING PRINCIPLES (figure 1)

On every period, the beginning of the conduction time of the transistor is triggered by the fall of the oscillator saw-tooth which acts as clock signal. The period T_{osc} is given by :

 $T_{osc} \approx 0.66 C_t (R_t + 2000)$

(Tosc in seconds, Ct in Farad, Rt in Ohm)

Figure 1 : Current Mode Control.

The end of the conduction time is determined by a signal issued from comparing the following signals.

- a) the sawtooth waveform representing the collector current of the switching transistor, sampled across the emitter shunt resistor.
- b) the output of the error amplifier.





BASE DRIVE

Fast turn-on

On each period, a current pulse ensures fast transistor switch-on.

This pulse performs also the ton(min) function at the beginning of the conduction.

Proportional base drive

In order to save power, the positive base current after the starting pulse becomes an image of the collector current.

is programmed as follows (figure 2). The ratio l_R

$$\frac{I_{C}}{I_{B}} = \frac{R_{B}}{R_{E}}$$

. Efficient and fast switch-off

When the positive base drive is removed, 500ns (typically) will elapse before the application of negative current therefore allowing a safe and rapid collector current fall.

SAFETY FUNCTIONS

Overload & short-circuit protection



SGS-THOMSON RAICERO (5) (50) (70) (10)

When the voltage applied to pin 12 exceeds the current limitation thershold voltage [Vth(lc)], the output flip-flop is reset and the transistor is turned off.

The shunt resistor Re must be calculated so as to obtain the current limitation threshold on pin 12 at the maximum allowable collector current.

Demagnetization sensing

This function disables any new conduction cycle of the transistor as long as the core is not completely demagnetized.

When not used, pin 5 must be grounded.

ton(max)

Outside the regulation area and in the absence of current limitation, the maximum conduction time is set at about 70% of the period.

ton(min)

A minimum conducting time is ensured during each period (see figure 2).

Supply voltage monitoring

The TEA2019 will stop operating if V⁺_{CC} on pin 3 falls below the threshold level Vcc(stop).

TEA2019

STARTING PROCESS (figure 3)

Prior to starting, a low current is drawn from the high voltage source through a high value resistor.

This current charges the power supply storage capacitor of the device.

No output pulses are available before the voltage on pin 3 has reached the threshold level [$V_{CC(start)}$, V^+_{CC} rising].

Figure 2 : Normal TEA2019 Start up Sequence.

During this time the TEA2019 draws only 1mA (typically). When the voltage on pin 3 reaches this threshold base drive pulses appear.

The energy drawn by these pulses tends to discharge the power supply storage capacitor. However a hysteresis of about 1.1V (typically) (Δ V_{CC}) is implemented to avoid the device from stopping.



The TEA2019 has some additional capabilities compared to the TEA2018A :

- The oscillator charge current is supplied through an internal current generator, programmed externally - instead of using an external charging resistor. The sawtooth so obtained is linear.
- The oscillator can be synchronized through an internal PLL circuit. This feature provides synchronization between the external sync pulse and the end of the switching transistor current. The sync pulse can be for example the fly-back pulse of a TV horizontal sweep circuit. As indicated in the application diagram, this pulse is applied first to a R.C. network to obtain a low voltage sawtooth and then to pin 7 of the circuit. The PLL output (pin 8) supplies a correction current to pin 9 through an external resistor, so as to maintain the oscillator at the correct frequency.
- In the TEA2019, the power supply of the positive output stage is separated from the main power supply, so that it can be supplied from a lower voltage in order to reduce the I.C. power dissipation.

For low power applications, the circuit can be normally supplied by connecting pins 2 and 3 together.

- In order to protect the substrate (pin 13) from the parasitic voltage peaks produced by negative output current peaks at pin 14, the substrate (pin 13) is internally separated from the negative supply (pin 14). They must be externally connected together.
- The switching transistor saturation voltage can be monitored at pin 4. To achieve this, a high voltage diode must be connected between the collector of the switching transistor and pin 4. Also a resistor must be connected from pin 4 to V⁺cc (see application diagram). This arrangement is useful when the chosen value of base current is very low and as a consequence the saturation voltage will be high. In this event, when V_{CE(sat)} increases above 2.5V, the base current is interrupted before the normal end of the period. Remark : the TEA2019 can also operate without this protection.



TYPICAL APPLICATION



- PMAX = 60W
- Free-running Frequency : 15kHz
- $155V_{RMS} \le V_{AC} \le 250V_{RMS}$
- Outputs :
 - 120V ± 3%, 0.4A
 - 24V ± 3%, 0.5A
- VCE Monitoring



PACKAGE MECHANICAL DATA

14 PINS - PLASTIC DIP



