## **Signetics**

# TDA8443, TDA8443A RGB/YUV Switch

Preliminary Specification

#### **Linear Products**

#### DESCRIPTION

The TDA8443/8443A is intended to be used in color TV sets which have more than one base-band video source. The IC has two sets of inputs. The first (Inputs 1) is intended for the internal video signals (R-Y), Y, (B-Y), and the associated synchronization pulse coming from the color decoder; the second (Inputs 2) is intended for external video signals R. G. B. and the associated synchronization pulse coming from the accessory inputs. The latter ones (Inputs 2) can also consist of the video signals (R-Y), Y, (B-Y), and the associated synchronization pulse. The RGB signals at Inputs 2 can also be matrixed internally into the luminance signal Y and the color-difference signals (R-Y) and (B-Y) before they become available at the outputs. By means of I2C bus mode or manual control (control by DC voltages), one of these inputs can be selected and will be available at the outputs. The IC contains three pins for programming the sub-address; this means that within one TV set the system can be expanded up to seven ICs. The TDA8443 is designed to be used with the CCTV levels, while the TDA8443A is designed to be used for the standard decoder signal levels.


#### **FEATURES**

- Two RGB/YUV selectable clamped inputs with associated
   sync
- An RGB/YUV matrix
- 3-State switching with an OFF state
- Four amplifiers with selectable gain
- Fast switching to allow for mixed mode
- I<sup>2</sup>C or non-I<sup>2</sup>C mode (control by DC voltages)
- Slave receiver in the I2C mode
- External OFF command
- System expansion possible up to 7 devices

#### **APPLICATIONS**

- TV receivers
- Video switching

#### PIN CONFIGURATION



#### **ORDERING INFORMATION**


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
24-Pin Plastic DIP (SOT-101)	0 to +70°C	TDA8443N
24-Pin Plastic DIP (SOT-101)	0 to +70°C	TDA8443AN

#### ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>A</sub>	Operating ambient temperature range	0 to +70	°C
V <sub>18-7</sub>	Supply voltage	14	V
PD	Total power dissipation		w
T <sub>JMAX</sub>	Maximum junction temperature	125	°C
V <sub>SDA</sub> V <sub>SCL</sub>	Input voltage range Pin 13 14 other pins	-0.3 to 14 -0.3 to 14 -0.3 to V <sub>CC</sub> +0.3	V V
I <sub>OMAX</sub>	Maximum output current	TBD	mA

## TDA8443, TDA8443A

#### **BLOCK DIAGRAM**



## TDA8443, TDA8443A

## DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ and $V_{CC} = 12V$ , unless otherwise specified.

SYMBOL	PARAMETER	Min	Тур	Max	UNIT
V <sub>18-7</sub>	Supply voltage	10		13.2	٧
I <sub>18</sub>	Supply current		TBF	TBF	mA
RGB/YUV	channels				
	Absolute gain difference with respect to programmed value		0	10	%
	Relative gain difference between any 2 channels of one input		0	5	%
IN	Input current		TBF	0.3	μΑ
Z <sub>OUT</sub>	Output impedance		TBF	30	Ω
-001	3dB bandwidth (mode 0 or 2)		10		MHz
	3dB bandwidth mode 1		10	-	MHz
	Mutual time difference at output if all inputs of one source are connected together		TBF	25	ns
	Maximum output amplitude of YUV signals	2.8			V <sub>P-P</sub>
	Crosstalk between inputs of same source, at 5MHz <sup>1</sup>			-30	dB
	Crosstalk between different sources		-	-50	dB
	Isolation (OFF state) at 10MHz	50			dB
	Differential gain at nominal output signals: R-Y = 1.05V <sub>P-P</sub> B-Y = 1.33V <sub>P-P</sub> Y = 0.34V <sub>P-P</sub>			10	%
S/N	Signal-to-noise ratio at nominal input	50			dB
BW	Bandwidth = 5MHz <sup>2</sup>				
	Supply voltage rejection <sup>3</sup>	50			dB
	DC level of outputs during clamp		5.3		٧
Sync char	nnels				
	Gain difference with respect to programmed value			10	%
BW	3dB bandwidth		TBF		MHz
	Input amplitude of sync pulse for proper operation of clamp pulse generator	0.2		2.5	V <sub>P-P</sub>
Z <sub>OUT</sub>	Output impedance		TBF	30	Ω
	Maximum output amplitude (undistorted)	2.5			V <sub>P-P</sub>
	DC level on top of sync pulse at output	TBF	1.8	TBF	٧
I <sup>2</sup> C bus in	nputs/outputs				
2000	SDA input (Pin 13)				
	SCL input (Pin 14)				
V <sub>IH</sub>	Input voltage High	3		V <sub>CC</sub>	>
V <sub>IL</sub>	Input voltage Low	-0.3		1.5	V
l <sub>iH</sub>	Input current High			10	μΑ
I <sub>IL</sub>	Input current Low			10	μА
	SDA output (open-collector)				
V <sub>OL</sub>	Output voltage Low at IO-L = 3mA			0.4	٧
loL	Maximum output sink current		5		mA

February 1987 10-109

## TDA8443, TDA8443A

## DC ELECTRICAL CHARACTERISTICS (Continued) $T_A = 25$ °C and $V_{CC} = 12V$ , unless otherwise specified.


SYMBOL			LIMITS			
SYMBOL	PARAMETER	Min	Min Typ Max		UNIT	
Sub-addre	ss inputs S0 (Pin 15), S1 (Pin 16), S2 (Pin 17)					
VIH	Input voltage High	3		V <sub>CC</sub>	٧	
VIL	Input voltage Low	-0.3		0.4	٧	
ĮH.	Input current High			TBF	μΑ	
I <sub>IL</sub>	Input current Low			TBF	μА	
Fast swite	ching pin	•				
V <sub>3-7</sub>	Input voltage High	1		3	٧	
V <sub>3-7</sub>	Input voltage Low	-0.3		0.4	٧	
l <sub>3</sub>	Input current High			TBF	μΑ	
l <sub>3</sub>	Input current Low			TBF	μΑ	
	Switching delay <sup>4</sup>			TBF		
	Switching time <sup>4</sup>			TBF		
SEL pin						
V <sub>1-7</sub>	Input voltage High	3		V <sub>CC</sub>	٧	
V <sub>1-7</sub>	Input voltage Low	-0.3		0.4	٧	
l <sub>1</sub>	Input current High			TBF	μΑ	
11	Input current Low			TBF	μΑ	
ON pin						
V <sub>9-7</sub>	Input voltage High	3		Vcc	٧	
V <sub>9~7</sub>	Input voltage Low	-0.3		1.5	٧	
lg	Input current High			TBF	μА	
l <sub>9</sub>	Input current Low			TBF	μΑ	

#### NOTES:

1. Crosstalk is defined as the ratio between the output signal originating from another input and the nominal output signal on the same output.

2. S/N = 20log 
$$\frac{V_{OP.P}}{V_{O} \text{ noise RMS B} = 5MHz}$$

3. Supply voltage rejection = 20log  $\frac{V_R \text{ supply}}{V_R \text{ on output}}$ 



### TDA8443, TDA8443A

#### **FUNCTIONAL DESCRIPTION**

The circuit contains two sets of inputs: input 1 from the color decoder (color difference signals), and input 2 from the accessory input, RGB, or possibly YUV, both with associated synchronization inputs.

In the RGB mode, the signals are matrixed internally to color difference signals for further processing in a control circuit (e.g., TDA8461).

The inputs are clamped, thus the clamp pulse is internally derived from the sync signals. The outputs can be made high-ohmic (OFF) in order to be able to put several circuits in parallel.

#### Control

The circuit can be controlled by an I2C bus or directly by DC voltages. The fast switching input can be operated by Pin 16 of the accessory input.

#### I<sup>2</sup>C BUS MODE

STA

The protocol for the TDA8443 for I2C bus mode is:

STA A6 A5 A4 A3 A2 A1 A0 R/W AC D7 D6 D5 D4 D3 D2 D1 D0 AC
--

Start condition AC Acknowledge, generated by the TDA8443 A6 D7 MOD1 1 mode control bits, see Table 2 Α5 1 fixed address bits D6 MOD0 Α4 0 D5 G2 **A3** D4 G1 gain control bits, see Table 4 A2 Sub-address bit set by S2 D3 G0 Α1 Sub-address bit set by S1 D2 PRIOR, priority bit ON/OFF bit Δn Sub-address bit set by S0 D1 Read/Write bit ( = 0 only write mode allowed) ON/OFF active bit

Table 1. Sub-Addressing

SLAV	E ADDRESS	BITS	ADDF	ADDRESS SELECT PINS			
<b>A</b> 2	A2 A1		A2 A1		S2	S1	S0
0	0	0	GND	GND	GND		
0	0	1	GND	GND	$v_{cc}$		
0	1	0	GND	$v_{cc}$	GND		
0	1	1	GND	$v_{cc}$	$v_{cc}$		
1	0	0	V <sub>CC</sub>	GND	GND		
1	0	1	Vcc	GND	$V_{CC}$		
1	1	0	Vcc	V <sub>CC</sub>	GND		
1	1	1	Vcc	$V_{CC}$	$V_{CC}$		

#### NOTE:

Non-I2C bus operation, see Table 5.

#### Table 2. Mode Control

MOD1	MOD0	MODE	FUNCTION			
0	0	0	Inputs 2 are selected directly			
0	1	1	Inputs 2 are selected via RGB/YUV matrix			
1	0	2	Inputs 1 are selected directly			
1	1	3	Reserved; not to be used			

#### Table 3. Priority Fast Switching Action

	PRIOR	FS	MODE SELECTED
Г	0	×	As set by mode control (Table 2)
	1	0.4V	Mode 2
	1	1 – 3V	Mode 1 if mode 1 is selected Mode 0 if mode 0 or 2 is selected

## TDA8443, TDA8443A

Table 4. Gain Settings (see Block Diagram)

		-	TDA8443/C3			TDA8443A/C3		
G2	G1	GO	A1	A2, A3, A4	B1, B3	B1, B3	B2	
0	0	0	1	1	-0.6	-1	0.45	
0	0	1	1	1	1	1	1	
0	1	0		Reserved; not to be used				
0	1	1	1	1	-0.6	-1	0.45	
1	0	0	2	2	-0.6	-1	0.45	
1	0	1	2	1	1 1	1	1	
1	1	0	2	2	1 1	1	1	
1	1	1	2	1	-0.6	-1	0.45	

NOTES:

Matrix equations: relations between output and input signals of the matrix

Y = 0.3R + 0.59V + 0.11B R-Y = 0.7R - 0.59V - 0.11BB-Y = -0.3R - 0.59V + 0.89B

#### ON BIT

ON	FUNCTION
0	OFF, no output signal, outputs high-ohmic
1	ON, normal functioning

#### OFFACT-ON (Pin 9) Function

OFFACT	ON	FUNCTIONING
0	L	OFF
0	н	In accordance with last defined D7 - D1 (may be entered while OFF = L)
1	×	In accordance with last defined D7 - D1

## TDA8443, TDA8443A

#### **POWER-ON RESET**

When the circuit is switched on in the  $I^2C$  mode, bits D0-D7 are set to zero.

**Table 5. Non-I^2C Bus Mode** (S2 = S1 = S0 = 0)

CONTROL		MODE	GAIN SETTIN	GAIN SETTINGS				
	951	SWITCHED		TDA8443		TDA	3443A	
SDA	SCL	SEL	BY FS	A1	A4, A3, A2	B1, B3	B1, B3	B2
L	L	L	2/0	1	1	1	1	1
L	L	н	2/0	1 1	2	1	1	1
L	н	L	2/1	1	1	-0.6	-1	0.45
L	н	н	2/0	1 1	1	-0.6	-1	0.45
Н	L	L	2/0	2	1	1	1	1
Н	L	н	2/0	2	2	1	1	1
н	н	L	2/1	2	1	-0.6	-1	0.45
н	н	н	2/0	2	1	-0.6	-1	0.45

#### Fast Switching Input

FS	MODE SELECTED		
≤ 0.4V	Mode 2		
1 – 3V	Mode 0 or 1 as set by control		

#### **ON Input**

ON	ON FUNCTION	
L	OFF, no output signal, outputs high-ohmic	
H	Functioning as determined in Table 5	

## TDA8443, TDA8443A


 $\mbox{I$^2$C}$  BUS LOAD CONDITIONS  $\mbox{4k}\Omega$  pull-up resistor to +5V; 200pF capacitor to GND.

All values are referred to  $V_{IH} = 3V$  and  $V_{IL} = 1.5V$ .

SYMBOL		RATING			
	PARAMETER	Min	Тур	Max	UNIT
t <sub>BUF</sub>	Bus free before start	4			μs
t <sub>SU</sub> , t <sub>STA</sub>	Start condition setup time	4			μs
t <sub>HD</sub> , t <sub>STA</sub>	Start condition hold time	4			μs
t <sub>LOW</sub>	SCL, SDA Low period	4			μs
t <sub>HIGH</sub>	SCL High period	4			μs
t <sub>R</sub>	SCL, SDA rise time			1	μs
t <sub>F</sub>	SCL, SDA fall time			0.3	μs
t <sub>SU</sub> , t <sub>DAT</sub>	Data setup time (write)	1			μs
t <sub>HD</sub> , t <sub>DAT</sub>	Data hold time (write)	1			μs
tsu, tcac	Acknowledge (from TDA8443) setup time			2	μs
t <sub>HD</sub> , t <sub>CAC</sub>	Acknowledge (from TDA8443) hold time	0			μs

#### NOTE:

Timings  $S_{UJ}$ ,  $t_{DAT}$  and  $t_{HD}$ ,  $t_{DAT}$  deviate from the  $l^2C$  bus specification. After reset has been activated, transmission may only be started after  $50\mu s$  delay.



## TDA8443, TDA8443A

**Table 6. Application Information** 

INPUT 1	INPUT 2	OUTPUT	MODE	G2	G1	GO
YUV/S 0.34/-1.33/-1.05/0.3		YUV/S 0.34/-1.33/-1.05/0.6	2	1	1	1
	RGB/S 0.75/0.75/0.75/0.3		1	1	1	1
YUV/S			2	1	0	0
0.34/-1.33/-1.05/0.3	RGB/S 0.75/0.75/0.75/0.3	YUV/S 0.68/-2.66/-2.1/0.6	1	1	0	0
YUV/S 0.34/-1.33/-1.05/0.3		YUV/S 0.34/-1.33/-1.05/0.6	2	1	0	1
	YUV/S 0.34/-1.43/-1.05/0.3		0	1	0	1
YUV/S 0.34/-1.33/-1.05/0.3		YUV/S 0.68/-2.66/-2.1/0.6	2	1	1	0
	YUV/S 0.34/-1.33/-1.05/0.3		0	1	1	0

