




## HORIZONTAL DEFLECTION POWER DRIVER

- CONTROLLED DRIVING OF THE POWER TRANSISTOR DURING TURN ON AND OFF PHASE FOR MINIMUM POWER DISSIPATION AND HIGH RELIABILITY
- HIGH SOURCE AND SINK CURRENT CAPABILITY
- DISCHARGE CURRENT DERIVED FROM PEAK CHARGE CURRENT
- CONTROLLED DISCHARGE TIMING
- DISABLE FUNCTION FOR SUPPLY UNDER VOLTAGE AND NONSYNCHRONOUS OPERATION
- PROTECTION FUNCTION WITH HYS-TERESIS FOR OVERTEMPERATURE
- OUTPUT DIODE CLAMPING
- LIMITING OF THE COLLECTOR PEAK CUR-RENT OF THE DEFLECTION POWER TRAN-SISTOR DURING TURN ON PERIOD
- SPECIAL REMOTE FUNCTION WITH DELAY TIME TO SWITCH ON THE OUTPUT

The current source characteristic of this device is adapted to the non-linear current gain behaviour of the power transistor providing a minimum power dissipation. The TDA8143 is internally protected against short circuits and thermal overload.




SIP 9

ORDER CODE : TDA8143


### DESCRIPTION

The TDA8143 is a monolithic integrated circuit designed to drive the horizontal deflection power transistor.

### CONNECTION DIAGRAM (top view)



## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage	18	V
$I_d$	Output Current	Internally Limited	
$P_{tot}$	Power Dissipation	Internally Limited	
$T_{stg}$	Storage Temperature	- 40 to 150	$^{\circ}\text{C}$
$T_j$	Junction Temperature	- 40 to 150	$^{\circ}\text{C}$
$T_{op}$	Operating Temperature	0 to 70	$^{\circ}\text{C}$

## THERMAL DATA

$R_{th\ j-amb}$	Thermal Resistance Junction-ambient	Max	70	$^{\circ}\text{C}/\text{W}$
$R_{th\ j-case}$	Thermal Resistance Junction-case	Max	15	$^{\circ}\text{C}/\text{W}$

## PIN FUNCTIONS


Pin	Name	Function
1	Power Ground	Common Ground
2	Ouput	Device Output
3	V <sub>CC</sub>	Supply Voltage
4	Sense Input	Input voltage that determines output current.
5	Sense GND	Reference Ground for Input Voltage at SENSE INPUT.
6	C <sub>EXT</sub>	Capacitor between this terminal and SENSE GROUND determines the current slope $dI_O/dt$ during OFF phase.
7	Special Remote/Standby	Low level at this input sets the device after a delay time $t_{dr}$ in the standby mode independent from CONTROL INPUT (2nd priority).
8	Control Input	High level at this input switches the BU508 off, low level switches the BU508 on.
9	Protection and Remote Standby Input	A high level at this input switches the BU508 off independent from all other inputs (1st priority).

## TRUTH TABLE

Logics Inputs		Output I <sub>O</sub>		Mode
Control Input	Remote/Standby			
0	Floating or 1	$I_O > 0$	BU508 ON	Normal Function
Floating or 1	Floating or 1	$I_O < 0$ 3)	BU508 OFF	
X	0	$I_O < 0$ 3) $0 < t < t_{dr}$	BU508 OFF	Remote/Standby Function
X	0	$I_O > 0$ $t > t_{dr}$	BU508 ON	

3)  $I_O < 0$  means that the sink current flows into the output to ground.

Figure 1 : Large Screen Application.



**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 12\text{ V}$ ,  $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{CC}$	Supply Voltage		7		18	V
$I_Q$	Quiescent Current	All Inputs Open	10	15	25	mA
$I_{p0}$	Positive Output Current (source)		1.5			A
$I_{n0}$	Negative Output Current (sink)		2			A
$I_{o0}$	Positive quiescent output current forcing the output to 6 V and the sense input to ground output externally forced to 6 V.	Remote Input 1 Remote Input 0	120 50	150 80	200 100	mA mA
$g_{ON}$	Transconductance ON Phase	Remote Input 1	1.8	2.0	2.2	A/V
$g_{OFF}$	Transconductance OFF Phase	Remote Input 1	1.8	2.0	2.2	
$g_{REMOTE}$	Transconductance Standby Mode	Remote Input 0	0.675	0.75	0.825	
$I_5$	Current Source Pin 5	$V_6 = 500\text{ mV}$	135	165	200	$\mu\text{A}$
$R_{INS}$	Sense Input Resistance	$V_S > 0$ $V_S < 0$	0.7 0.35	1 0.5	1.3 0.7	k $\Omega$ k $\Omega$
$I_{INS}$	Sense Input Bias Current	$V_S = 0$ Remote Input = 1	- 200	- 300	- 400	$\mu\text{A}$
$R_{SYN}$	Synchronous Detection Input Resistance	$V_{SYN} < 7\text{ V}$ $V_{SYN} > 7\text{ V}$	30 7	60 10	150 15	k $\Omega$ k $\Omega$
$V_{THS}$	Threshold Voltage of the Synchronous Detection Input		1	1.8	2.8	V
$V_{SYN}$	SYNC DETECT Input Voltage				30	V
$V_{THA}$	Threshold Voltage of Control Input		1.5	2	2.5	V
$I_{INA}$	Pull up Current of Control Input	$0 < V_{IN} < V_{THA}$ $V_{IN} > V_{THA} + 0.5\text{ V}$	- 50 - 1	- 100 0	- 160 + 1	$\mu\text{A}$ $\mu\text{A}$
$V_{THB}$	Threshold Voltage Remote Input		1.5	2	2.5	V
$I_{INB}$	Pull-up Current of the Remote Input	$0 < V_{IN} < V_{THB}$ $V_{IN} > V_{THB} + 0.5\text{ V}$	- 50 - 1	- 100 0	- 160 + 1	$\mu\text{A}$ $\mu\text{A}$
$t_{dr}$	Remote Delay Time 1)		190	250	300	$\mu\text{s}$
$t_{don}$	On Delay Time			3	4.5	$\mu\text{s}$
$V_{CC}-V_{OUT}$	Output Voltage Drop for $I_{p0} = 1\text{ A}$		2	2.8	3	V
$V_{CC\text{ ON}}$	Supply Voltage for Device "ON"	$I_0 \geq 0$	5.8	6.4	7.0	V
$V_{CC\text{ OFF}}$	Supply Voltage for Device "OFF" (output internally switched to ground)		5.6	$V_{CC\text{ ON}} - 0.2\text{ V}$	6.8	V
$V_S\text{ limit}$	Sense Limit Voltage 2)		0.8	0.9	1	V

- Notes :**
1. When the remote input goes from HIGH to LOW the BU508 is switched off and it remains in this condition for the time  $t_{dr}$ .
  2. The sense input voltage  $V_S$  is internally limited and results in a limited positive output current  $I_{p0} = g \cdot V_S\text{ limit}$ . Note that due to the storage time  $t_S$  of the BU508 limiting of  $V_S$  leads to a reduced base current of the BU508 and the output current  $I_0$  is going to the positive quiescent current  $I_{o0}$ .

## COMPONENTS LIST FOR TYPICAL APPLICATION

CRT	22"/26" 100°	14"/20" 90°	CRT	22"/26" 100°	14"/20" 90°
$C_a$	47 $\mu$ F	47 $\mu$ F	$R_b$	4.7 $\Omega$	4.7 $\Omega$
$R_o$	27 $\Omega$ 2W	27 $\Omega$ 1 W	$C_b$	47 nF	47 nF
$C_o$	220 $\mu$ F	220 $\mu$ F	$R_s$	0.15 $\Omega$	0.1 $\Omega$
$L_o$	10 $\mu$ H	10 $\mu$ H	$C_s$	1 nF	1 nF

Figure 2.



## APPLICATION INFORMATION


The conventional deflection system is shown in fig. 3 the driving circuit consists of a bipolar power transistor driven by a transformer and a medium power element plus some passive components.

During the active deflection phase the collector current of the power transistor is linear rising and the driving circuitry must be adapted to the required base current in order to ensure the power transistor saturation.

According to the limited components number the typical approach of the present TVs provides only a rough approximation of this objective ; in fig. 4 we give a comparison between the typical real base current and the ideal base current waveform and the collector waveform.

The marked area represents a useless base current which gives an additional power dissipation on the power transistor.

Figure 3 : Conventional Horizontal Deflection System for TVs.



Furthermore during the turn-ON and turn-OFF transient phase of the chassis the power transistor is extremely stressed when the conventional network cannot guarantee the saturation ; for this reason, generally, the driving circuit must be carefully designed and is different for each deflection system.

The new approach, using the TDA 8143, overcomes these restrictions by means of a feedback principle.

As shown in fig. 4, at each instant of time the ideal base current of the power transistor results from its collector current divided by such current gain which ensure the saturation ; thus the required base current  $I_b$  can be easily generated by a feedback transconductance amplifier  $g_m$  which senses the deflection current across the resistor  $R_s$  at the emitter of the power transistor and delivers :


$$I_b = R_s \cdot g_m \cdot I_e$$

The transconductance must only fulfill the condition :

$$\frac{1}{1 + \beta_{\min}} \cdot \frac{1}{R_s} < g_m < \frac{1}{R_s}$$

where  $\beta$  is the minimum current gain of the transistor. This method always ensures the correct base current and acts time independent on principle.

**Figure 4 :** Waveforms of Collector and Base Current.



For the turn-OFF, the base of the power transistor must be discharged by a quasi linear time decreasing current as given in fig. 2.


Conventional driver systems inherently result into a stable condition with a constant peak current magnitude.

This is due to the constant base charge in the turn-ON phase independent from the collector current ; hence a high peak current results into a low storage time of the transistor because the excess base charge is a minimum and vice versa. In the active deflection the required function, high peak current-fast switch-OFF and low peak current-slow switch-OFF, is obtained by a controlled base discharge current for the power transistor ; the negative slope of this ramp is proportional to the actual sensed current.

As a result, the active driving system even improves the sharpness of vertical lines on the screen compared with the traditional solution due to the increased stability factor of the loop represented as the variation of the storage time versus the collector peak current.

## CIRCUIT DESCRIPTION

Figure 5 : Block Diagram of the Integrated Horizontal Driver.



## CIRCUIT DESCRIPTION

Fig. 5 show the block diagram of the TDA 8143, the circuit consists of an input transconductance amplifier composed by Q1, Q2, Q3 and Q4.

The symmetrical output current is fed into the load resistor R1 and R2 ; the two amplifiers V1 and V2 realize a floating voltage to current converter which can drive 1.2 A sink current and 2 A source current for a wide common output range.

So, the overall transconductance results into :

$$g_m = \frac{R1 + R2}{R3} \cdot \frac{1}{R5}$$

A current source  $I_1$  generates a drop of 70 mV across the resistor R4 which provides an output bias current of 140 mA ; the control input determines the turn ON/OFF function.

In the ON phase, Q5 shorts the external capacitor  $C_1$ , within the input voltage range  $0 < V_{in} < 750$  mV the element realizes the transconductance function ; lower voltages are clamped by the D1/Q6 configuration.

For input voltages higher than 750 mV, Q7 limits the maximum output current at 1.5 A peak.

In the turn-OFF mode,  $C_1$  will be charged by the controlled source  $I_2$  which is proportional to the input

voltage, by this way, the output current decreases quasi linear and the system stability is reached.

During the flyback phase, the IC is enabled via the sync. detector input ; this function with the limited sink and source current together with the undervoltage turn-OFF and a chip temperature sensor ensure a complete protection of the IC.

In fig. 6 is shown the application diagram of the TDA 8143, the few external component and the automatic handling possibility ensures a lower application cost versus the conventional approach shown in fig. 1.


In fig. 4 is shown the currents and voltage waveforms of the driver circuit of fig. 6 as to be seen, the driving charge  $I_b \cdot t_{on}$  has been reduced at minimum.

The power dissipation on this application condition is about 1.3 W.

The presence of thermal shut-down circuit does means that the heatsink can have a smaller factor of safety compared with that of a conventional circuit.

If for any reason, the junction temperature increases up to 150 °C, the thermal shut-down simply switched-OFF the device.

Figure 6 : Integrated Horizontal Driver.





**Figure 8** : Signal Diagrams of the Driver Circuits.