


# HIGH EFFICIENCY AUDIO PWM DRIVER

- HIGH EFFICIENCY
- Po = 30W WITH POWER MOS BRIDGE
- LOW DISTORTION
- SINGLE SUPPLY OPERATION
- MUTING FACILITY
- THERMAL AND SHORT-CIRCUIT PRO-TECTION
- DUMP PROTECTION


The TDA7260 is a new type of audio driver mainly intended for use in car radio applications. In conjunction with four POWER MOS in bridge configuration it can deliver 30W (d < 3% R<sub>L</sub> =  $2\Omega$ ). The device acts in "class D" as a pulse

width modulation circuit. That permits a very high efficiency (> 80% at rated output power) so no heatsinks are needed. Moreover, a built-in limiter reduces the clipping effects.

The TDA7260 is a monolithic integrated circuit in a 20 lead dual in line plastic package.



## **BLOCK DIAGRAM**




## ABSOLUTE MAXIMUM RATINGS

| V <sub>s</sub>    | Supply voltage                                     | 30          | V  |
|-------------------|--|-------------|----|
| V <sub>s</sub>    | Peak supply voltage (50ms)                         | 40          | V  |
| VIN               | Input voltage                                      | 10          | V  |
| $V_D$             | Differential input voltage                         | ± 6         | V  |
| I <sub>P</sub>    | Peak output current                                | 300         | mΑ |
| P <sub>tot</sub>  | Total power dissipation at T <sub>amb</sub> = 70°C | 1           | W  |
| $T_{stg}$ , $T_j$ | Storage and junction temperature                   | -40 to +150 | °C |

# CONNECTION DIAGRAM

(Top view)



# THERMAL DATA

| R <sub>th j-amb</sub> Thermal resistance junction-ambient | max | 80 | °C/W |
|---|-----|----|------|
|---|-----|----|------|

# TEST CIRCUITS

Fig. 1 -




Fig. 3




Fig. 5




Fig. 2 -




Fig. 4




Fig. 6

V<sub>S</sub>

V<sub>ST</sub>

V<sub>S</sub>

5-964812

# **ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^{\circ}C$ , $V_{s} = 14.4V$ unless otherwise specified, refer to test circuit)

| Parameter       |                                  | Test Conditions  |                     | Min.       | Тур.  | Max.  | Unit     | Fig |
|-----------------|----------------------------------|--|---------------------|------------|-------|-------|----------|-----|
| OP AMP          |                                  |  |                     |            |       |       |          |     |
| Vos             | Input offset voltage             |  |                     |            |       | ± 4   | mV       | 1   |
| I <sub>b</sub>  | Input bias current               |  |                     |            | 120   | 300   | nΑ       | 1   |
| lof             | Input offset current             |  |                     |            |       | ± 50  | n A      | 1   |
| G <sub>v</sub>  | Open loop voltage gain           |  |                     | 80         |       |       | dB       | 1   |
| d               | Total harmonic distortion        | f = 1KHz   | A <sub>v</sub> = 1  |            | 0.005 |       | %        | 1   |
| BW              | Unity gain bandwith              |  |                     | 0.8        | 1.8   |       | MHz      | 1   |
| CMRR            | Common mode rejection            | V <sub>IN</sub> = 1V                                     | f = 1KHz            | 70         | 90    |       | dB       | 1   |
| SVR             | Supply voltage rejection         | V <sub>f</sub> = 1V                                      | f = 1KHz            | 80         | 100   |       | dB       | 1   |
| En              | Input noise voltage              | B = 20KHz  |                     |            | 1     |       | mV       | 1   |
| In              | Input noise current              | B = 20KHz  |                     |            | 20    |       | nA       | 1   |
| SR              | Slew rate                        |  |                     |            | 0.8   |       | V/ms     | 1   |
| v <sub>o</sub>  | Output swing                     | R <sub>L</sub> = 2KΩ                                     | A <sub>v</sub> = 1  | ± 2.6      |       | ± 3.2 | V        | 2   |
| R <sub>IN</sub> |                                  |  |                     |            | 100   |       | ΚΩ       | 1   |
| 17              | Overload indicator current       |  |                     |            | 240   |       | mΑ       | 2   |
| NTEGRA          | ATOR                             |  |                     |            |       |       |          |     |
| Vos             | Input offset voltage             |  |                     |            |       | ± 4   | mV       | 3   |
| Ib              | Input bias current               |  |                     |            | 0.5   | 2.5   | μА       | 3   |
| lof             | Input offset current             |  |                     |            |       | ± 250 | nA       | 3   |
| Io              | Output current swing sink source | ΔV <sub>IN</sub> = ± 1V<br>R <sub>L</sub> = 0            |                     | 0.4<br>0.4 | 1 1   |       | mA<br>mA | 3   |
| Vo              | Output voltage swing             | $\Delta V_{IN} = \pm 1V$<br>R <sub>L</sub> = 5K $\Omega$ |                     | ± 3        |       |       | V        | 3   |
| CMRR            | Common mode rejection            | V <sub>1N</sub> = 1V                                     | f = 1KHz            | 70         | 90    |       | dB       | 3   |
| SVR             | Supply voltage rejection         | V <sub>r</sub> = 1V                                      | f = 1KHz            | 80         | 100   |       | dB       | 3   |
| RIN             |                                  |  |                     | 100        |       |       | ΚΩ       | 3   |
| BW              | Unity gain bandwidth             |  |                     |            | 4     |       | MHz      | 3   |
| Gn              | Forward transconductance         |  |                     |            | 30    |       | mA/V     | 3   |
| REGULA          | TORS                             |  |                     |            |       |       |          |     |
| Vo              | Output stabilized voltage        |  |                     |            | 10    |       | V        | 4   |
| SVR             | Supply voltage rejection         | f = 1KHz   | V <sub>r</sub> = 1V | 60         | 70    |       | dB       | 4   |
| V <sub>1</sub>  | Ground voltage                   |  |                     |            | 4.5   |       | V        | 4   |

# **ELECTRICAL CHARACTERISTICS** (continued)

|                  | Parameter                       | Test Conditions                          | Min. | Тур.  | Max.          | Unit | Fig |
|------------------|---------------------------------|--|------|-------|---------------|------|-----|
| YSTEM            | SPECIFICATION                   |  |      |       |               |      |     |
| Vs               | Operating supply voltage range  | See fig. 24                              |      | (10.5 | 10.5 to 16) V |      |     |
| Is               | Supply current                  | V <sub>IN</sub> = 0                      |      | 30    | 60            | mA   | 4   |
| V <sub>tm</sub>  | Mute threshold voltage (*)      | V <sub>IN</sub> = 0                      | 3    | 4     | 5.5           | V    | 6   |
| V <sub>tmh</sub> | Mute threshold hysteresis       | V <sub>IN</sub> = 0                      |      | 0.5   |               | V    | 6   |
| V <sub>o H</sub> | Output swing (QH, QH),          | I = 70mA                                 | 25   |       |               | V    | 6   |
| V <sub>o H</sub> | Output swing (QL, QL)           | I = 70mA                                 | 10.8 |       |               | V    | 6   |
| V <sub>o L</sub> | Output swing<br>(QH, QH)        | I = 70mA                                 |      |       | 2.8           | ٧    | 6   |
| V <sub>o L</sub> | Output swing (QL, QL)           | 1 = 70mA                                 |      |       | 2.8           | V    | 6   |
| V <sub>st</sub>  | Overload sense threshold        |  | 0.2  |       | 0.4           | V    | 6   |
| V <sub>om</sub>  | Muted outputs                   | I = 70mA Mute or overload condition      |      |       | 2.8           | V    | 6   |
| V <sub>x</sub>   | Gate crossover voltage          | f = 1KHz                                 |      | 2     |               | V    | 5   |
| OMPLE            | TE SYSTEM                       |  |      |       |               |      |     |
| lo               | Supply current                  | V <sub>IN</sub> = 0 R <sub>L</sub> = ∞   |      | 90    |               | mA   | 7   |
| Vof              | Output offset voltage           | V <sub>IN</sub> = 0                      |      | 5     |               | mV   | 7   |
| CMRR             | Common mode ripple rejection    | V <sub>IN</sub> = 0.5V<br>f = 100Hz      |      | 60    |               | dB   | 7   |
| SVR              | Supply voltage ripple rejection | ΔV <sub>R</sub> = 0.5V<br>f = 100Hz      |      | 60    |               | dB   | 7   |
| G <sub>v</sub>   | Voltage gain                    | P <sub>0</sub> = 1W                      | z    | 12    |               | dB   | 7   |
| En               | Output noise voltage            | B = 20KHz V <sub>IN</sub> = 0            |      | 150   |               | μV   | 7   |
| Po               | Output power                    | d = 2% f = 1KH                           | z    | 32    |               | W    | 7   |
| d                | Total harmonic distortion       | f = 1 KHz V <sub>O</sub> = 2V            |      | 0.4   |               | %    | 7   |
| fs               | Switching frequency             | V <sub>IN</sub> = 2V V <sub>10</sub> = V | 8 70 | 125   |               | KHz  | 7   |
| f <sub>d</sub>   | Dither frequency                |  |      | 20    |               | Hz   | 7   |

<sup>(\*)</sup> Device on for  $V_{pin\ 20}$  higher than  $V_{tm}$ 

Efficiency

η

 $P_0 = 32W$ 

f = 1KHz

85

Fig. 7 - Application circuit




Fig. 7a - P.C. board and components layout of the circuits of fig. 7 (1:1 scale)




Fig. 8 - Quiescent current vs. supply voltage




Fig. 9 - Distortion vs. output power




Fig. 10 - Distortion vs. frequency




Fig. 11 - Frequency re-




Fig. 12 - Dither frequency




Fig. 13 - Efficiency vs. output power




Fig. 14 - Power dissipation




Fig. 15 - Suggested application circuit using the TDA7232 preamplifier/compressor




Fig. 16 - 25W application circuit






Fig. 17 - P.C. board and components layout of the circuit of fig. 16 (1:1 scale)



## APPLICATION INFORMATION

Fig. 18 - Block diagram



#### CIRCUIT DESCRIPTION

#### **BLOCK DIAGRAM**

Fig. 18 shows the circuit block diagram. Following are described the single circuit blocks and their functions.

## VOLTAGE REGULATOR

It generates two values of reference voltage, accessible even on external pins. 10V is the voltage that supplies all the analogic internal blocks. 4,5V (V1) is the voltage value which stands for ground of the signal inside the chip.

INPUT AMPLIFIER, INTEGRATOR, COM-PARATOR WITH HYSTERESIS, N-FET BLOCK DRIVER

These components implement the control system main loop, together with the external four power


devices. The TSM (two state modulation) system is used.

The input amplifier is utilized in differential configuration, and refers the input signal to V1 voltage; in such way the chip turns to general use. On the input amplifier acts a dynamic limiter circuit, with intervention proportional to supply voltage avoiding overload and aliasing at lower  $V_s$  (Fig. 19).

Fig. 19 - Duty cycle input dynamic limitation.



Fig. 20 - Free running oscillator principle



## APPLICATION INFORMATION (continued)


A signal for supplying an external compressor stage (i.e. TDA7232) is available.

For the effective control loop the feedback signal is taken from switched points of external power bridge (before LC output demodulation


filter) and sent to the integrator (see Fig. 20).

The triangle waveform at the integrator output drives the comparator with a hysteresis, and this supplies the correct time-intervals to the driving stages (Fig. 21).

Fig. 21



When an audio signal is introduced to the integrator, it generates an offset which varies the duty cycle and frequency of the switching output (with no audio signal the duty cycle is 50%). The bridge POWER MOS with the drain connected to the supply voltage, are driven in boostrap. The choice of MOS device is suggested by the high commutation speed and in order to reduce the chip dissipation. The Mosfets SGSP321 can be succesfully used. The LC filter on the bridge output demodulates the signal and reconstructs the sine wave on the speaker (see Fig. 22).




## APPLICATION INFORMATION (continued)

#### SWITCHING FREQUENCY STABILIZER

It consists of a block which stabilizes the switching frequency of the system; it receives the supply voltage and the input signal amplitude as inputs, and accomplishes its function by varying the histeresis thresholds of the comparator. The purpose of such stabilizer is to reduce the range of the switching frequency (40KHz <  $F_{sw}$  < 200KHz) avoiding greather variations versus supply voltage, input signal, output current. (Fig. 23).

Fig. 23



#### DITHER OSCILLATOR

It is a low-frequency oscillator. Its frequency (20Hz typ.) is set by an external capacitor; at this value it determines a frequency switching modulation of about 10% around its nominal value, in order to minimize the problem of the spurious irradiations of the harmonics at the switching frequency (EMI).


#### MUTE


It is a protection circuit which shuts the system off when the supply voltage is lower than 10.5V and higher than 16V. The switching-on is further delayed by an external capacitor. In mute condition the outputs are low (Figs. 24, 25).

#### SHORT CIRCUIT PROTECTION

It is a comparator having an offset which senses the current drawn by the power stage by a voltage drop across an external resistor (internal  $V_{TH}=250 mV$ ): it acts on the mute circuit.

Fig. 24





#### THERMAL AND DUMP PROTECTIONS

It shuts the device off when the junction temperature rises above 150°C, and it has a hysteresis of above 20°C typ. It acts on the mute circuit..

The device is protected against supply overvoltages ( $V_s = 40V$ , t = 50ms).