


HIGH EFFICIENCY AUDIO PWM DRIVER

- HIGH EFFICIENCY
- $P_o = 30W$ WITH POWER MOS BRIDGE
- LOW DISTORTION
- SINGLE SUPPLY OPERATION
- MUTING FACILITY
- THERMAL AND SHORT-CIRCUIT PROTECTION
- DUMP PROTECTION

The TDA7260 is a new type of audio driver mainly intended for use in car radio applications. In conjunction with four POWER MOS in bridge configuration it can deliver 30W ($d < 3\%$ $R_L = 2\Omega$). The device acts in "class D" as a pulse

width modulation circuit. That permits a very high efficiency ($> 80\%$ at rated output power) so no heatsinks are needed. Moreover, a built-in limiter reduces the clipping effects.


The TDA7260 is a monolithic integrated circuit in a 20 lead dual in line plastic package.



DIP-20 Plastic
(0.4)

ORDERING NUMBER: TDA7260

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	30	V
V_s	Peak supply voltage (50ms)	40	V
V_{IN}	Input voltage	10	V
V_D	Differential input voltage	± 6	V
I_P	Peak output current	300	mA
P_{tot}	Total power dissipation at $T_{amb} = 70^{\circ}\text{C}$	1	W
T_{stg}, T_j	Storage and junction temperature	-40 to +150	$^{\circ}\text{C}$

CONNECTION DIAGRAM

(Top view)



THERMAL DATA

$R_{th\ j-amb}$	Thermal resistance junction-ambient	max	80	$^{\circ}\text{C/W}$
-----------------	-------------------------------------	-----	----	----------------------

TEST CIRCUITS

Fig. 1 -




Fig. 2 -




Fig. 3




Fig. 4




Fig. 5





Fig. 6



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $V_s = 14.4\text{V}$ unless otherwise specified, refer to test circuit)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
-----------	-----------------	------	------	------	------	------

OP AMP

V_{os}	Input offset voltage			± 4	mV	1
I_b	Input bias current		120	300	nA	1
I_{of}	Input offset current			± 50	nA	1
G_v	Open loop voltage gain	80			dB	1
d	Total harmonic distortion	$f = 1\text{KHz}$ $A_v = 1$	0.005		%	1
BW	Unity gain bandwidth		0.8	1.8	MHz	1
CMRR	Common mode rejection	$V_{IN} = 1\text{V}$ $f = 1\text{KHz}$	70	90	dB	1
SVR	Supply voltage rejection	$V_f = 1\text{V}$ $f = 1\text{KHz}$	80	100	dB	1
E_n	Input noise voltage	$B = 20\text{KHz}$	1		mV	1
I_n	Input noise current	$B = 20\text{KHz}$	20		nA	1
SR	Slew rate		0.8		V/ms	1
V_O	Output swing	$R_L = 2\text{K}\Omega$ $A_v = 1$	± 2.6	± 3.2	V	2
R_{IN}			100		$\text{K}\Omega$	1
I_7	Overload indicator current		240		mA	2

INTEGRATOR

V_{os}	Input offset voltage			± 4	mV	3
I_b	Input bias current		0.5	2.5	μA	3
I_{of}	Input offset current			± 250	nA	3
I_o	Output current swing sink source	$\Delta V_{IN} = \pm 1\text{V}$ $R_L = 0$	0.4 0.4	1 1	mA mA	3
V_O	Output voltage swing	$\Delta V_{IN} = \pm 1\text{V}$ $R_L = 5\text{K}\Omega$	± 3		V	3
CMRR	Common mode rejection	$V_{IN} = 1\text{V}$ $f = 1\text{KHz}$	70	90	dB	3
SVR	Supply voltage rejection	$V_f = 1\text{V}$ $f = 1\text{KHz}$	80	100	dB	3
R_{IN}			100		$\text{K}\Omega$	3
BW	Unity gain bandwidth			4	MHz	3
G_n	Forward transconductance			30	mA/V	3

REGULATORS

V_O	Output stabilized voltage			10	V	4
SVR	Supply voltage rejection	$f = 1\text{KHz}$ $V_f = 1\text{V}$	60	70	dB	4
V_I	Ground voltage			4.5	V	4

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
-----------	-----------------	------	------	------	------	------

SYSTEM SPECIFICATION

V _s	Operating supply voltage range	See fig. 24		(10.5 to 16)		V	
I _s	Supply current	V _{IN} = 0		30	60	mA	4
V _{tm}	Mute threshold voltage (*)	V _{IN} = 0	3	4	5.5	V	6
V _{tmh}	Mute threshold hysteresis	V _{IN} = 0		0.5		V	6
V _o H	Output swing (QH, QH)	I = 70mA	25			V	6
V _o H	Output swing (QL, QL)	I = 70mA	10.8			V	6
V _o L	Output swing (QH, QH)	I = 70mA			2.8	V	6
V _o L	Output swing (QL, QL)	I = 70mA			2.8	V	6
V _{st}	Overload sense threshold		0.2		0.4	V	6
V _{om}	Muted outputs	I = 70mA Mute or overload condition			2.8	V	6
V _x	Gate crossover voltage	f = 1KHz		2		V	5

COMPLETE SYSTEM

I_o	Supply current	$V_{IN} = 0$ $R_L = \infty$		90		mA	7
V_{of}	Output offset voltage	$V_{IN} = 0$		5		mV	7
CMRR	Common mode ripple rejection	$V_{IN} = 0.5\text{V}$ $f = 100\text{Hz}$		60		dB	7
SVR	Supply voltage ripple rejection	$\Delta V_R = 0.5\text{V}$ $f = 100\text{Hz}$		60		dB	7
G_v	Voltage gain	$P_o = 1\text{W}$ $f = 1\text{KHz}$		12		dB	7
E_n	Output noise voltage	$B = 20\text{KHz}$ $V_{IN} = 0$		150		μV	7
P_o	Output power	$d = 2\%$ $f = 1\text{KHz}$		32		W	7
d	Total harmonic distortion	$f = 1\text{KHz}$ $V_o = 2\text{V}$		0.4		%	7
f_s	Switching frequency	$V_{IN} = 2\text{V}$ $V_{10} = V_8$	70	125		KHz	7
f_d	Dither frequency			20		Hz	7
η	Efficiency	$P_o = 32\text{W}$ $f = 1\text{KHz}$		85		%	7

(*) Device on for V_{PIN} 20 higher than V_{tm}

Fig. 7 - Application circuit




Fig. 7a - P.C. board and components layout of the circuits of fig. 7 (1 : 1 scale)




Fig. 8 - Quiescent current vs. supply voltage




Fig. 9 - Distortion vs. output power




Fig. 10 - Distortion vs. frequency




Fig. 11 - Frequency response




Fig. 12 - Dither frequency versus C (PIN 10)




Fig. 13 - Efficiency vs. output power




Fig. 14 - Power dissipation vs. output power




Fig. 15 - Suggested application circuit using the TDA7232 preamplifier/compressor





Fig. 16 - 25W application circuit



COMPONENT LIST

R1	= 39 Ω
R2	= 25K Ω
R3	= 25K Ω
R4	= 100K Ω
R5	= 1K Ω
R6	= 100K Ω
R7	= 470K Ω
R8	= 2.7 Ω
R9	= 1K Ω
R10	= 0.025 Ω
R11	= 20 Ω
R12	= 20 Ω
R13	= 20 Ω
R14	= 20 Ω
R15	= (Jumper)
R16	= (Jumper)
R17	= (Jumper)
R18	= (Jumper)
R19	= 10K Ω
R20	= 10K Ω
R21	= 10K Ω
R22	= 47K Ω
R23	= 10K Ω
R24	= 10K Ω
R25	= 39K Ω
R26	= 75K Ω
R27	= 3.9K Ω
R28	= t.b.d.
C1	= 390pF
C2	= 390pF
C3	= 390pF
C4	= 47 μ F - 16V
C5	= 47 μ F - 16V
C6	= 100 μ F - 16V
C7	= 470 μ F - 25V
C8	= 470 μ F - 25V
C9	= 390pF
C10	= 470pF
C11	= 390pF
C12	= 100nF
C13	= 390pF
C14	= 4.7 μ F - 16V
C15	= 100nF
C16	= 390pF
C17	= 4.7 μ F - 16V
C18	= 100nF
C19	= 10 μ F - 16V
C20	= 10 μ F - 16V
C21	= 100nF
C22	= 100nF
C23	= 100nF
C24	= 100nF
C25	= 100nF
C26	= 100nF
C27	= 100nF
C28	= 100nF
C29	= 100nF
C30	= 100nF
C31	= 100nF

L1	= 150uH
L2	= 15uH
L3	= 15uH
L4	= 33 turns
L5	= 33 turns
L6	= 33 turns
L7	= 14 turns
L8	= 14 turns
L9	= 14 turns
L10	= 14 turns
L11	= 14 turns
L12	= 14 turns
L13	= 14 turns
L14	= 14 turns
L15	= 14 turns
L16	= 14 turns
L17	= 14 turns
L18	= 14 turns
L19	= 14 turns
L20	= 14 turns

Q1	= P321 (SGS)
Q2	= P321 (SGS)
Q3	= P321 (SGS)
Q4	= P321 (SGS)

WITH NO EQUALIZATION FLAT


RESPONSE, $G_{\text{tot}} = 42\text{dB}$

(A)	= OPEN
(B)	= OPEN
(C)	= OPEN
(D)	= R = 2.2K Ω
(E)	= R = 2.2K Ω
(F)	= JUMPER
(G)	= JUMPER
(H)	= OPEN
(I)	= OPEN
(J)	= OPEN
(K)	= JUMPER
(L)	= JUMPER
(M)	= JUMPER
(N)	= OPEN
(O)	= OPEN
(P)	= R = 2.2K Ω
(Q)	= R = 2.2K Ω
(R)	= OPEN

NOTE


Q1	= P321 (SGS)
Q2	= P321 (SGS)
Q3	= P321 (SGS)
Q4	= P321 (SGS)

Fig. 17 - P.C. board and components layout of the circuit of fig. 16 (1:1 scale)



APPLICATION INFORMATION

Fig. 18 - Block diagram



CIRCUIT DESCRIPTION

BLOCK DIAGRAM

Fig. 18 shows the circuit block diagram. Following are described the single circuit blocks and their functions.

VOLTAGE REGULATOR

It generates two values of reference voltage, accessible even on external pins. $10V$ is the voltage that supplies all the analogic internal blocks. $4.5V$ (V_1) is the voltage value which stands for ground of the signal inside the chip.

INPUT AMPLIFIER, INTEGRATOR, COMPARATOR WITH HYSTERESIS, N-FET BLOCK DRIVER

These components implement the control system main loop, together with the external four power

devices. The TSM (two state modulation) system is used.

The input amplifier is utilized in differential configuration, and refers the input signal to V_1 voltage; in such way the chip turns to general use. On the input amplifier acts a dynamic limiter circuit, with intervention proportional to supply voltage avoiding overload and aliasing at lower V_s (Fig. 19).

Fig. 19 - Duty cycle input dynamic limitation.





Fig. 20 - Free running oscillator principle



APPLICATION INFORMATION (continued)


A signal for supplying an external compressor stage (i.e. TDA7232) is available.

For the effective control loop the feedback signal is taken from switched points of external power bridge (before LC output demodulation

filter) and sent to the integrator (see Fig. 20).


The triangle waveform at the integrator output drives the comparator with a hysteresis, and this supplies the correct time-intervals to the driving stages (Fig. 21).

Fig. 21



When an audio signal is introduced to the integrator, it generates an offset which varies the duty cycle and frequency of the switching output (with no audio signal the duty cycle is 50%). The bridge POWER MOS with the drain connected to the supply voltage, are driven in bootstrap. The choice of MOS device is suggested by the high commutation speed and in order to reduce the chip dissipation. The Mosfets SGSP321 can be successfully used. The LC filter on the bridge output demodulates the signal and reconstructs the sine wave on the speaker (see Fig. 22).

Fig. 22




APPLICATION INFORMATION (continued)

SWITCHING FREQUENCY STABILIZER

It consists of a block which stabilizes the switching frequency of the system; it receives the supply voltage and the input signal amplitude as inputs, and accomplishes its function by varying the hysteresis thresholds of the comparator. The purpose of such stabilizer is to reduce the range of the switching frequency ($40\text{KHz} < F_{\text{sw}} < 200\text{KHz}$) avoiding greater variations versus supply voltage, input signal, output current. (Fig. 23).

Fig. 23



DITHER OSCILLATOR

It is a low-frequency oscillator. Its frequency (20Hz typ.) is set by an external capacitor; at this value it determines a frequency switching modulation of about 10% around its nominal value, in order to minimize the problem of the spurious irradiations of the harmonics at the switching frequency (EMI).

MUTE

It is a protection circuit which shuts the system off when the supply voltage is lower than 10.5V and higher than 16V. The switching-on is further delayed by an external capacitor. In mute condition the outputs are low (Figs. 24, 25).

SHORT CIRCUIT PROTECTION

It is a comparator having an offset which senses the current drawn by the power stage by a voltage drop across an external resistor (internal $V_{\text{TH}} = 250\text{mV}$): it acts on the mute circuit.

Fig. 24





Fig. 25



THERMAL AND DUMP PROTECTIONS

It shuts the device off when the junction temperature rises above 150°C , and it has a hysteresis of above 20°C typ. It acts on the mute circuit..

The device is protected against supply over-voltages ($V_S = 40\text{V}$, $t = 50\text{ms}$).