GENERAL DESCRIPTION

The TDA4560 is a monolithic integrated circuit for colour transient improvement (CTI) and luminance delay line in gyrator technique in colour television receivers.

Features

- Colour transient improvement for colour difference signals (R-Y) and (B-Y) with transient detecting-, storage- and switching stages resulting in high transients of colour difference output signals
- A luminance signal path (Y) which substitutes the conventional Y-delay coil with an integrated Y-delay line
- Switchable delay time from 720 ns to 1035 ns in steps of 45 ns
- Output for the option of velocity modulation

QUICK REFERENCE DATA

Supply voltage (pin 10)	V _P = V ₁₀₋₁₈	typ.	12	V
Supply current (pin 10)	1 _P = 110	typ.	35	mA
(R-Y) and (B-Y) attenuation	α_{cd}	typ.	0	dB
(R-Y) and (B-Y) output transient time	^t tr	typ.	150	ns
Adjustable Y-delay time	td	720 to	1035	ns
Y-attenuation	α _y	typ.	7	dB

PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).

TDA4560



TDA4560

Signetics

FUNCTIONAL DESCRIPTION

The IC consists of two colour difference channels (B-Y) and (R-Y) and a luminance signal path (Y) as shown in Fig. 1.

Colour difference channels

The (B-Y) and (R-Y) colour difference channels consist of a buffer amplifier at the input, a switching stage and an output amplifier. The switching stages, which are controlled by transient detecting stages (differentiators), switch to a value that has been stored at the beginning of the transients. The differentiating stages get their signal direct from the colour difference detecting signal (pins 1 and 2). Two parallel storage stages are incorporated in which the colour difference signals are stored during the transient time of the signal. After a time of about 600 ns they are switched immediately (transient time of 150 ns) to the outputs. The colour difference channels are not attenuated.

Y-signal path

The Y-signal input (pin 17) is capacitively coupled to an input clamping circuit. Gyrator delay cells provide a maximum delay of 1035 ns including an additional delay of 45 ns via the fine adjustment switch (S1) at pin 13. Three delay cells are switched with two interstage switches dependent on the voltage at pin 15. Thus three switchable delay times of 90 ns, 180 ns or 270 ns less than the maximum delay time are available. A tuning compensation circuit ensures accuracy of delay time despite process tolerances. The Y-signal path has a 7 dB attenuation as a normal Y-delay coil and can replace this completely. The output is fed to pin 12 via a buffer amplifier. An additional output stage provides a signal of 90 ns less delay at pin 11 for the option of velocity modulation.

RATINGS

Limiting values in accordance with the Absolute Maxi	imum System (IEC 134)			
Supply voltage (pin 10)	Vp = V10-18	max.	13.2	V
Voltage ranges to pin 18 (ground)				
at pins 1, 2, 12, 15	V _{n-18}	0 to	VP	۷
at pin 11	V ₁₁₋₁₈	0 to V	р — З	V
at pin 17	V ₁₇₋₁₈	0 to	7	v
Voltages ranges				
at pin 7 to pin 6	V ₇₋₆	0 to	5	V
at pin 8 to pin 9	V ₈₋₉	0 to	5	V
Currents				
at pins 6, 9	± ¹ 6, 9	max.	15	mΑ
Total power dissipation	P _{tot}	max.	1.1	W
Storage temperature range	Τ _{stg}	-25 to ◀	+ 150	٥C
Operating ambient temperature range	T _{amb}	0 to	+ 70	oC

Note

Pins 3, 4, 5, 6, 9, 13 and 14 d.c. potential not published.

CHARACTERISTICS

VP = V10-18 = 12 V; Tamb = 25 °C; measured in application circuit Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply (pin 10)					
Supply voltage	V _P = V ₁₀₋₁₈	-	12	13,2	V
Supply current	Ip = 110	-	35	-	mA
Colour difference channels (pins 1 and 2)	1				
(R-Y) input voltage (peak-to-peak value) 75% colour bar signal	V ₁₋₁₈	_	1.05	_	v
(B-Y) input voltage (peak-to-peak value) 75% colour bar signal	V ₂₋₁₈	_	1.33	_	v
Input resistance	R ₁ , 2-18	_	12	-	kΩ
(B-Y), (R-Y) signal attenuation $\frac{V_8}{V_1}, \frac{V_7}{V_2}$	αcd	_	0	_	dB
Output current (emitter follower with constant current source 0.5 mA)	-17, 8	_	1,2	-	mA
(R-Y) and (B-Y) output signal transient time	t _{tr}	-	150	-	ns
Y-signal path (pin 17)					
Y-input voltage (composite signal) (peak-to-peak value)	V17-18(p-p)	_	1	_	v
Input resistance	R ₁₇₋₁₈	_	20	_	kΩ
Internal bias voltage	V17-18	-	2.3	_	v
Input current			•		
during synchronizing pulse	17 -117	_	8 100	_	μΑ μΑ
Y-signal attenuation $\frac{V_{11}}{V_{17}}, \frac{V_{12}}{V_{17}}$	α _y	÷	7	Ŧ	dB
Output current (emitter follower with constant current source 0.4 mA)	- I 11, 12	-	1.2	_	mA
Frequency response (V ₁₅₋₁₈ = 0 V) at R ₁₄₋₁₈ = 1 k Ω	f12.17	_	6	_	MHz
at $R_{14.18} = 1.1 \ k\Omega$	f12-17	-	4.5	_	MHz

parameter	symbol	min.	typ.	max.	unit
Y-signal path (pin 17) (continued)					
Adjustable delay (switch S1 open)					
at V ₁₅₋₁₈ = 0 to 2,5 V; R ₁₄₋₁₈ = 1 k Ω	td	-	640	-	ns
at V ₁₅₋₁₈ = 0 to 2.5 V; R ₁₄₋₁₈ = 1.1 k Ω	t _d	_	720	—	ns
at V ₁₅₋₁₈ = 3.5 to 5.5 V; R ₁₄₋₁₈ = 1 k Ω	td	-	720	_	ns
at V ₁₅₋₁₈ = 3.5 to 5.5 V; R ₁₄₋₁₈ = 1.1 k Ω	td	-	810	_	ns
at V ₁₅₋₁₈ = 6.5 to 8.5 V; R ₁₄₋₁₈ = 1 k Ω	t _d	_	800	-	ns
at V ₁₅₋₁₈ = 6.5 to 8.5 V; R ₁₄₋₁₈ = 1.1 k Ω	t _d	_	900	_	ns
at V ₁₅₋₁₈ = 9.5 to 12 V; R ₁₄₋₁₈ = 1 k Ω	td	_	880	_	ns
at V ₁₅₋₁₈ = 9.5 to 12 V; R ₁₄₋₁₈ = 1.1 k Ω	t _d	_	990	_	ns
Fine adjustment delay (switch S1 closed) at $V_{13.18} = 0$ V Signal delay for velocity modulation (pin 11)	Δt_d	_	45	-	ns
with $R_{14-18} = 1 k\Omega$	t	t _d - 80 ns			
with $R_{14.18} = 1.1 \text{ k}\Omega$	t	t _d – 90 ns			
			1		
Thermal resistance					
From junction to ambient (in free air)	R _{th j-a}	-	-	70	K/W

TDA4560

APPLICATION INFORMATION



- (1) Residual carrier reduced to 20 mV peak-to-peak (R = 1 k Ω , C = 100 pF).
- (2) Switching sequence for delay times shown in Table 1.

Fig. 2 Application diagram and test circuit.

со	nnectio	on	voltage at	delay	
(a)	(b)	(c)	pin 13	(ns)*	
X	х	x	0 to 2.5 V	720	
Х	X	0	3.5 to 5.5 V	810	
Х	0	0	6.5 to 8.5 V	900	
0	0	0	9.5 to 12 V	990	

Table 1 Switching sequence for delay times.

Where: X = connection closed; O = connection open.

* When switch (S1) is closed the delay time is increased by 45 ns.

Signetics