

**HORIZONTAL COMBINATION****TDA2594**

The TDA2594 is a monolithic integrated circuit intended for use in colour television receivers. The circuit incorporates the following functions:

- Horizontal oscillator based on the threshold switching principle.
- Phase comparison between sync pulse and oscillator voltage ( $\varphi_1$ ).
- Internal key pulse for phase detector ( $\varphi_1$ ) (additional noise limiting).
- Phase comparison between line flyback pulse and oscillator voltage ( $\varphi_2$ ).
- Larger catching range obtained by coincidence detector ( $\varphi_3$ ; between sync and key pulse).
- Switch for changing the filter characteristic and the gate circuit (VCR-operation).
- Sync separator.
- Noise separator.
- Vertical sync separator and output stage.
- Colour burst keying and line flyback blanking pulse generator and clamp circuit for vertical blanking.
- Phase shifter for the output pulse.
- Output pulse duration for transistor deflection systems.
- External switching off of the line trigger pulse.
- Output stage with separate supply voltage.
- Low supply voltage protection.
- Transmitter identification and muting circuit, and vertical sync switch-off.

**QUICK REFERENCE DATA**

Supply voltage	$V_{1-18} = V_S$	typ.	12 V
Supply current	$I_1$	typ.	30 mA
<b>Input signals</b>			
Sync separator input voltage (peak-to-peak value)	$V_{11-18(p-p)}$	typ.	3 V*
Noise separator input voltage (peak-to-peak value)	$V_{12-18(p-p)}$	typ.	3 V*
Pulse duration switch input voltage at $t = 14 \mu s + t_d$ (transistor driving) at $t = 0$ ( $V_{3-18} = 0$ ); input 4 open ( $I_4 = 0$ )	$V_{4-18}$ $V_{4-18}$	0 to 3.5 V 5.4 to 6.6 V	
<b>Output signals</b>			
Vertical sync output pulse (peak-to-peak value)	$V_{8-18(p-p)}$	typ.	11 V
Burst key output pulse (peak-to-peak value)	$V_{7-18(p-p)}$	typ.	11 V
Line drive-pulse (peak-to-peak value)	$V_{3-18(p-p)}$	typ.	10 V

\* Permissible range: 1 to 7 V.

**PACKAGE OUTLINE**

18-lead DIL; plastic (SOT-102DS).

## HORIZONTAL COMBINATION

TDA2594




Fig. 1 Block diagram.

**HORIZONTAL COMBINATION****TDA2594****RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

## Supply voltage

at pin 1 (voltage source)	$V_{1-18} = V_S$	max.	13.2 V
at pin 2	$V_{2-18}$	max.	18 V

## Voltages

Pin 4	$V_{4-18}$	max.	13.2 V
Pin 9	$V_{9-18}$	max.	18 V
	$-V_{9-18}$	max.	0.5 V
Pin 11	$\pm V_{11-18}$	max.	6 V
Pin 12	$\pm V_{12-18}$	max.	6 V
Pin 13	$V_{13-18}$	max.	13.2 V

## Currents

Pins 2 and 3 (transistor driving) (peak value)	$I_{2M}, -I_{3M}$	max.	400 mA
Pin 4	$I_4$	max.	1 mA
Pin 6	$\pm I_6$	max.	10 mA
Pin 7	$-I_7$	max.	5 mA
Pin 9	$I_9$	max.	10 mA
Pin 13	$I_{13}$	max.	2 mA
Total power dissipation	$P_{tot}$	max.	800 mW
Storage temperature range	$T_{stg}$		-25 to +125 °C
Operating ambient temperature range	$T_{amb}$		-20 to +70 °C

**CHARACTERISTICS** at  $V_{1-18} = 12$  V;  $T_{amb} = 25$  °C; measured in Fig. 1

## Sync separator (pin 11)

Input switching voltage	$V_{11-18}$	typ.	0.8 V
Input keying current	$I_{11}$		5 to 100 $\mu$ A
Input leakage current at $V_{11-18} = -5$ V	$ I_{11} $	$\leqslant$	1 $\mu$ A
Input switching current	$ I_{11} $	$\leqslant$	5 $\mu$ A
Switch off current	$ I_{11} $	$\geq$	100 $\mu$ A
		typ.	150 $\mu$ A
Input signal (peak-to-peak value)	$V_{11-18(p-p)}$		3 to 4 V*

\* Permissible range 1 to 7 V.

**HORIZONTAL COMBINATION****TDA2594****Noise separator (pin 12)**

Input switching voltage	$V_{12-18}$	typ.	1.4 V
Input keying current	$I_{12}$	≥	5 to 100 $\mu$ A
Input switching current	$ I_{12} $	typ.	100 $\mu$ A
		≤	150 $\mu$ A
Input leakage current at $V_{12-18} = -5$ V	$ I_{12} $	≤	1 $\mu$ A
Input signal (peak-to-peak value)	$V_{12-18(p-p)}$	3 to 4	V*
Permissible superimposed noise signal (peak-to-peak value)	$V_{12-18(p-p)}$	≤	7 V

**Line flyback pulse (pin 6)**

Input current	$ I_6 $	≥	0.02 mA
		typ.	1 mA
Input switching voltage	$V_{6-18}$	typ.	1.4 V
Input limiting voltage	$V_{6-18}$	-0.7 to +1.4	V

**Switching on VCR (pin 13)**

Input voltage	$V_{13-18}$	0 to 2.5	V
or: $V_{13-18}$		9 to $V_S$	V
Input current	$- I_{13} $	≤	200 $\mu$ A
or: $ I_{13} $		≤	2 mA

**Pulse switching off (pin 4)**For  $t = 0$ ; input pin 4 open or  $V_{3-18} = 0$ 

Input voltage	$V_{4-18}$	5.4 to 6.6	V
Input current	$ I_4 $	typ.	0 $\mu$ A

**Vertical sync pulse (positive-going) (pin 8)**

Output voltage (peak-to-peak value)	$V_{8-18(p-p)}$	≥	10 V
		typ.	11 V
Output resistance	$R_8$	typ.	2 k $\Omega$
Delay between leading edge of input and output signal	$t_{on}$	typ.	15 $\mu$ s
Delay between trailing edge of input and output signal	$t_{off}$	≥	$t_{on}$ $\mu$ s
Switching off the vertical sync pulse	$V_{10-18}$	≤	3 V

**Burst key pulse (positive-going) (pin 7)**

Output voltage	$V_{7-18}$	≥	10 V
		typ.	11 V
Output resistance	$R_7$	typ.	70 $\Omega$
Pulse duration; $V_{7-18} = 7$ V	$t_p$	typ.	4 $\mu$ s
			3.7 to 4.3 $\mu$ s
Phase relation between middle of sync pulse at the input and the leading edge of the burst key pulse; $V_{7-18} = 7$ V	$t$	typ.	2.65 $\mu$ s
			2.15 to 3.15 $\mu$ s
Output trailing edge current	$ I_7 $	typ.	2 mA
Saturation voltage during line scan	$V_{7-18}$	≤	1 V

\* Permissible range 1 to 7 V.

**HORIZONTAL COMBINATION****TDA2594****Line flyback-blanking pulse (positive-going) (pin 7)**

Output voltage	V <sub>7-18</sub>	4.1 to 4.9 V
Output resistance	R <sub>7</sub>	typ. 70 Ω
Output trailing edge current	I <sub>7</sub>	typ. 2 mA

**Field flyback/blanking pulse (pin 7)**

Output voltage with externally forced in current I <sub>7</sub> = 2.4 to 3.6 mA	V <sub>7-18</sub>	2 to 3 V
Output resistance at I <sub>7</sub> = 3 mA	R <sub>7</sub>	typ. 70 Ω

**TV-transmitter identification output (pin 9; open collector)**

Output voltage at I <sub>9</sub> = 3 mA; no TV-transmitter	V <sub>9-18</sub>	≤ 0.5 V
Output resistance at I <sub>9</sub> = 3 mA; no TV-transmitter	R <sub>9</sub>	≤ 100 Ω
Output current at V <sub>10-18</sub> ≥ 3 V; TV-transmitter identified	I <sub>9</sub>	≤ 5 μA

**TV-transmitter identification (pin 10)**

When receiving a TV signal the voltage V<sub>10-18</sub> will change from ≤ 1 V to ≥ 7 V.

**Line drive pulse (positive-going)**

Output voltage (peak-to-peak value)	V <sub>3-18(p-p)</sub>	typ.	10 V
Output resistance			
for leading edge of line pulse	R <sub>3</sub>	typ.	2.5 Ω
for trailing edge of line pulse	R <sub>3</sub>	typ.	20 Ω

**Pulse duration (transistor driving)**

V <sub>4-18</sub> = 0 to 3.5 V; -I <sub>4</sub> ≥ 200 μA; t <sub>fp</sub> = 12 μs	t <sub>p</sub>	14 + t <sub>d</sub> μs*
Supply voltage for switching off the output pulse	V <sub>1-18</sub>	typ. 4 V

**Overall phase relation**

Phase relation between middle of sync pulse and the middle of the flyback pulse	Δt	typ. 2.6 ± 0.7 μs**
------------------------------------------------------------------------------------	----	---------------------

The adjustment of the overall phase relation and consequently the leading edge of the line drive pulse occurs automatically by phase control φ<sub>2</sub>.

If additional adjustment is applied it can be arranged by current supply at pin 5, such that:

Supplying current	ΔI/Δt	typ.	30 μA/μs
-------------------	-------	------	----------

\* t<sub>d</sub> = switch-off delay of line output stage.

\*\* Line flyback pulse duration t<sub>fp</sub> = 12 μs.

**HORIZONTAL COMBINATION****TDA2594**

Oscillator (pins 16 and 17)			
Threshold voltage low level	V <sub>16-18</sub>	typ.	4.4 V
Threshold voltage high level	V <sub>16-18</sub>	typ.	7.6 V
Charging current	$\pm I_{16}$	typ.	0.47 mA
Frequency; free running ( $C_{osc} = 4.7 \text{ nF}$ ; $R_{osc} = 12 \text{ k}\Omega$ )	f <sub>o</sub>	typ.	15.625 kHz
Spread of frequency	$\Delta f_o$	$\leqslant$	$\pm 5\%^\Delta$
Frequency control sensitivity	$\Delta f_o/\Delta I_{17}$	typ.	31 Hz/ $\mu$ A
Adjustment range of network in circuit (Fig. 1)	$\Delta f_o$	typ.	$\pm 10\%$
Influence of supply voltage on frequency; reference at $V_S = 12 \text{ V}$	$\frac{\Delta f_o/f_o}{\Delta V/V_{nom}}$	$\leqslant$	$\pm 0.05\%^\Delta$
Change of frequency when $V_S$ drops to 5 V; reference at $V_S = 12 \text{ V}$	$\Delta f_o$	$\leqslant$	$\pm 10\%^\Delta$
Temperature coefficient of oscillator frequency	TC	$\leqslant$	$\pm 10^{-4} \text{ K}^{-1}^\Delta$
Phase comparison $\varphi_1$ (pin 15)			
Control voltage range	V <sub>15-18</sub>		4.1 to 7.9 V
Control current (peak value)	$\pm I_{15M}$		1.8 to 2.2 mA
Output leakage current at V <sub>15-18</sub> = 4.3 to 7.7 V	I <sub>15</sub>	$\leqslant$	1 $\mu$ A
Output resistance at V <sub>15-18</sub> = 4.3 to 7.7 V at V <sub>15-18</sub> $\leqslant 4.1 \text{ V}$ or $\geqslant 7.9 \text{ V}$	R <sub>13</sub> R <sub>13</sub>	high ohmic low ohmic	* **
Control sensitivity		typ.	2 kHz/ $\mu$ s
Catching and holding range (82 k $\Omega$ between pins 15 and 17)	$\Delta f$	typ.	$\pm 680 \text{ Hz}$
Spread of catching and holding range	$\Delta(\Delta f)$	typ.	$\pm 12\%^\Delta$
Phase comparison $\varphi_2$ and phase shifter (pin 5)			
Control voltage range	V <sub>5-18</sub>		5.4 to 7.6 V
Control current (peak value)	$\pm I_{5M}$	typ.	1 mA
Output resistance at V <sub>5-18</sub> = 5.4 to 7.6 V	R <sub>5</sub>	high ohmic	*
Input leakage current at V <sub>5-18</sub> = 5.4 to 7.6 V	I <sub>5</sub>	$\leqslant$	5 $\mu$ A
Permissible delay between leading edge of output pulse and leading edge of flyback pulse ( $t_{fp} = 12 \mu\text{s}$ )	t <sub>d</sub>	$\leqslant$	15.5 $\mu$ s
Static control error	$\Delta t/\Delta t_d$	$\leqslant$	0.2 %
Coincidence detector $\varphi_3$ (pin 13)			
Output voltage	V <sub>13-18</sub>		0.5 to 6 V
Output current (peak value) without coincidence	I <sub>13M</sub>	typ.	0.1 mA
with coincidence	-I <sub>13M</sub>	typ.	0.5 mA

\* Current source.

\*\* Emitter follower.

▲ Excluding external component tolerances.

**HORIZONTAL COMBINATION****TDA2594****Time constant switch (pin 14)**

Output voltage

 $V_{14-18}$  typ. 6 V

Output current (limited)

 $\pm I_{14}$  typ. 1 mA**Output resistance**at  $V_{13-18} = 3.5$  to 7 V $R_{14}$  typ. 0.1 k $\Omega$ at  $V_{13-18} \leq 2.5$  V or  $\geq 9$  V $R_{14}$  typ. 60 k $\Omega$ **Internal keying pulse**

Pulse duration

 $t_p$  typ. 7.5  $\mu$ s