TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC74VHC123AF, TC74VHC123AFN, TC74VHC123AFT TC74VHC221AF, TC74VHC221AFN, TC74VHC221AFT

DUAL MONOSTABLE MULTIVIBRATOR TC74VHC123AF / AFN / AFT RETRIGGERBLE TC74VHC221AF / AFN / AFT NON - RETRIGGERBLE

The TC74VHC123A / 221A are high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C2MOS technology.

There are two trigger inputs, \overline{A} input (Negative edge), and B input (Positive edge). These inputs are valid for a slow rise/fall time signal (tr = tf = 1 s) as they are schmitt trigger inputs. This device may also be triggered by using \overline{CLR} input (Positive edge).

After triggering, the output stays in a MONOSTABLE state for a time period determined by the external resistor and capacitor (Rx, Cx). A low level at the $\overline{\text{CLR}}$ input breaks this state.

Limits for Cx and Rx are:

External capacitor, Cx No limit

External resistor, Rx V_{CC} = 2.0 V more than 5 k Ω V_{CC} \geq 3.0 V more than 1 k Ω


An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.


FEATURES:

- High Speed······ t_{pd} = 8.1 ns (typ.) at V_{CC} = 5 V
- Low Power Dissipation


- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Power Down Protection is equipped with all inputs.
- Balanced Propagation Delays $\ \cdots \ t_{pLH} \simeq t_{pHL}$
- Wide Operating Voltage Range···· V_{CC} (opr) = 2 V~5.5 V
- Pin and Function Compatible with 74HC123A/221A

(Note) : The JEDEC SOP (FN) is not available in Japan.





IEC LOGIC SYMBOL




TRUTH TABLE

	INPUTS		OUT	PUTS	FUNCTION
Ā	В	CLR	Q	Q	FUNCTION
	Н	Н	Л	П	OUTPUT ENABLE
X	L	Н	L	Н	INHIBIT
Н	Х	Н	L	Н	INHIBIT
L		Н	Л	П	OUTPUT ENABLE
L	Н		Л	П	OUTPUT ENABLE
Х	Х	L	L	Н	RESET

X : Don't Care

BLOCK DIAGRAM



Notes: (1) Cx, Rx, Dx are external Capacitor, Resistor, and Diode, respectively.

(2) External clamping diode, Dx;

The external capacitor is charged to $V_{\rm CC}$ level in the wait state, i.e. when no trigger is applied.

If the supply voltage is turned off, Cx is discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and $V_{\rm CC}$ drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and $V_{\rm CC}$ drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ± 20 mA.


In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

$$t_f \ge (V_{CC} - 0.7) \cdot Cx / 20 \text{ mA}$$


(tf is the time between the supply voltage turn off and the supply voltage reaching 0.4 $V_{\text{CC}}.\,)$

In the even a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from rush current.

SYSTEM DIAGRAM




TIMING CHART




4

SYSTEM DIAGRAM



TIMING CHART



FUNCTIONAL DESCRIPTION

(1)Stand-by State

The external capacitor (Cx) is fully charged to V_{CC} in the stand-by state. That means, before triggering, the Q_P and Q_N transistors which are connected to the Rx/Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

(2)Trigger operation

Trigger operation is effective in any of the following three cases. First, the condition where the \overline{A} input is low, and the B input has a rising signal; second, where the B input is high, and the \overline{A} input has a falling signal; and third, where the \overline{A} input is low and the B input is high, and the \overline{CLR} input has a rising signal.

After a trigger becomes effective, comparators C1 and C2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N . The voltage level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and Q_N turns off. At that moment C1 stops but C2 continues operating.

After Q_N turns off, the voltage at the Rx/Cx node starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

Upon triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage VrefH, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx node reaches VrefH, the IC returns to its MONOSTABLE state.

With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, tw (OUT), is as follows:

tw(OUT) = 1.0 Cx Rx

(3)Retrigger operation (TC74VHC123A)

When a new trigger is applied to either input \overline{A} or B while in the MONOSTABLE state, it is effective only if the IC is charging Cx. The voltage level of the Rx/Cx node then falls to Vref L level again. Therefore the Q output stays high if the next trigger comes in before the time period set by Cx and Rx.

If the new trigger is very close to previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger, trr (Min.), depends on V_{CC} and Cx.

(4)Reset operation

In normal operation, the \overline{CLR} input is held high. If \overline{CLR} is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also, Q_P turns on and Cx is charged rapidly to V_{CC} .

This means if $\overline{\text{CLR}}$ is set low, the IC goes into a wait state.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{cc}	-0.5~7.0	V
DC Input Voltage	V _{IN}	-0.5~7.0	V
DC Output Voltage	V _{OUT}	-0.5~V _{CC} + 0.5	V
Input Diode Current	I _{IK}	-20	mA
Output Diode Current	I _{OK}	± 20	mA
DC Output Current	I _{OUT}	± 25	mA
DC V _{CC} /Ground Current	I _{CC}	± 50	mA
Power Dissipation	P _D	180	mW
Storage Temperature	T _{stg}	−65~150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
FARAIVIETER	31 IVIBUL		OIVII
Supply Voltage	V _{cc}	2.0~5.5	V
Input Voltage	V _{IN}	0~5.5	V
Output Voltage	V _{OUT}	0~V _{CC}	V
Operating Temperature	T _{opr}	−40~85	°C
Input Rise and Fall Time	dt/dv	$0\sim100 \ (V_{CC} = 3.3 \pm 0.3 \ V)$ $0\sim20 \ (V_{CC} = 5 \pm 0.5 \ V)$	ns / V
External Capacitor	Сх	No Limitation *	F
External Resistor	Rx	≥ 5 K*(VCC = 2.0 V) ≥ 1 K*(VCC ≥ 3.0 V)	Ω

^{*} The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of TC74VHC123A/221A, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for Rx $> 1~M~\Omega.$

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V _{cc}	Т	a = 25°	С	Ta = -	40∼85°C	UNIT
TANAIVILIEN	3 TIVIBOL			(V)	MIN.	TYP.	MAX.	MIN.	MAX.	
High - Level	.,			2.0	1.50	_	_	1.50	_	.,
Input Voltage	V _{IH}			3.0~ 5.5	V _{cc} × 0.7	_	_	V _{cc} × 0.7	_	\ \ \
Low - Level	.,			2.0	_	_	0.50	_	0.50	
Input Voltage	V _{IL}			3.0~ 5.5	1	ı	V _{cc} × 0.3	ı	V _{cc} × 0.3	V
		.,	- FO A	2.0	1.9	2.0	_	1.9	-	
High - Level Output Voltage	V _{OH}	V _{IN} =	$I_{OH} = -50 \mu A$	3.0 4.5	2.9 4.4	3.0 4.5	_	2.9 4.4	_	V
		V_{IH} or V_{IL}	$I_{OH} = -4 \text{ mA}$	3.0	2.58	-	_	2.48	_	
			$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80		
	V _{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 50 μA	2.0 3.0	_	0.0 0.0	0.1 0.1	_	0.1 0.1	
Low - Level Output Voltage				4.5	_	0.0	0.1	_	0.1	V
Catput Voltage			$I_{OL} = 4 \text{ mA}$	3.0	_	_	0.36	_	0.44	
			$I_{OL} = 8 \text{ mA}$	4.5		_	0.36	_	0.44	
Input Leakage Current	I _{IN}	$V_{1N} = 5.5 V \text{ or}$	GND	0~5.5		_	± 0.1	_	± 1.0	
Rx/Cx Terminal Off - State Current	I _{I N}	$V_{IN} = V_{CC}$ or GND		5.5	_	_	± 0.25	_	± 2.5	μΑ
Quiescent Supply Current	I _{cc}	$V_{IN} = V_{CC}$ or GND		5.5	_	_	4.0	_	40.0	
Active - State *		$V_{1N} = V_{CC}$ or GND Rx/Cx = 0.5 V_{CC}		3.0	-	160	250	_	280	
Supply Current	I _{cc}			4.5 5.5	_	380 560	500 750	_	650 975	μA

^{*:} Per circiut

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

PARAMETER	SYMBOL	TEST CONDITION		Ta =	25°C	Ta = −40~85°C	UNIT
TAKAMETER	STIVIBOL	TEST CONDITION	V _{CC} (V)	TYP.	LIMIT	LIMIT	CIVII
Minimum Pulse Width	t _{W(L)} t _{W(H)}		3.3 ± 0.3 5.0 ± 0.5		5.0 5.0	5.0 5.0	
Minimum Clear Width (CLR)	t _{W(L)}		3.3 ± 0.3 5.0 ± 0.5		5.0 5.0	5.0 5.0	ns
**	t _{rr}	$Rx = 1 k\Omega$ $Cx = 100 pF$	3.3 ± 0.3 5.0 ± 0.5		_ _		
Minimum Retrigger Time	℃ rr	$Rx = 1 k\Omega$ $Cx = 0.01 \mu F$	3.3 ± 0.3 5.0 ± 0.5				μs

**: for TC74VHC123A only

PARAMETER	SYM-	TEST CONDITION			Т	a = 25°	C	$Ta = -40 \sim 85^{\circ}C$		UNIT
PARAIVIETER	BOL		V _{CC} (V)	CL (pF)	MIN.	TYP.	MAX.	MIN.	MAX.	ONIT
			3.3 ± 0.3	15	_	13.4	20.6	1.0	24.0	
Propagation Delay Time	t _{pLH}			50		15.9	24.1	1.0	27.5	
$(A,B-Q,\overline{Q})$	tpHL		5.0 ± 0.5	15	_	8.1	12.0	1.0	14.0	
			3.0 ± 0.5	50	_	9.6	14.0	1.0	16.0	
			3.3 ± 0.3	15	_	14.5	22.4	1.0	26.0	
Propagation Delay Time	t _{pLH}		3.3 ± 0.3	50		17.0	25.9	1.0	29.5	
$(\overline{CLR} \text{ trigger} - Q, \overline{Q})$	t _{pHL}		5.0 ± 0.5	15	_	8.7	12.9	1.0	15.0	ns
			3.0 ± 0.3	50		10.2	14.9	1.0	17.0	''3
	t _{pLH} t _{pHL}		3.3 ± 0.3 5.0 ± 0.5	15		10.3	15.8	1.0	18.5	μs - ms
Propagation Delay Time				50	_	12.8	19.3	1.0	22.0	
$(\overline{CLR} - Q, \overline{Q})$				15	_	6.3	9.4	1.0	11.0	
				50	_	7.8	11.4	1.0	13.0	
		Cx = 28 pF	3.3 ± 0.3	50 50	_	160	240	_	300	
		$\mathbf{R}\mathbf{x} = 2 \mathbf{k}\Omega$	5.0 ± 0.5		_	133	200	_	240	
Output Pulse Width	t _{wOUT}	$Cx = 0.01 \mu F$			90	100	110	90	110	
	-₩001	$Rx = 10 k\Omega$	5.0 ± 0.5	50	90	100	110	90	110	
		$Cx = 0.1 \mu F$		50	0.9	1.0	1.1	0.9	1.1	
		$Rx = 10 k\Omega$	5.0 ± 0.5		0.9	1.0	1.1	0.9	1.1	
Output Pulse Width Error Between Circuits (In same Package)	$ riangle \mathbf{t}_{wOUT}$				_	± 1	_	_	_	%
Input Capacitance	C _{I N}					4	10	-	10	"r
Power Dissipation Capacitance	C _{PD}	(1)	lote 1)		_	73		_	_	pF

(Note 1) : C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

 $\begin{array}{l} I_{CC}\left(opr\right) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} \\ \cdot & Duty \\ \end{array} \\ \begin{array}{l} 100 + I_{CC} \\ 2 \\ \end{array} \\ \left(per \ circuit\right) \\ \left(I_{CC} \\ \cdot \\ \end{array} \\ \begin{array}{l} Active Supply Current \\ \end{array} \\ \end{array}$

(Duty:%)


9 2001-05-17

twour-C_X CHARACTERISTICS (typ.)




t_{rr}-V_{CC} CHARACTERISTICS (TYP.)


(TC74VHC123A)



OUTPUT PULSE WIDTH CONSTANT K-SUPPLY VOLTAGE (TYPICAL)




INPUT EQUIVALENT CIRCUIT




SOP 16PIN (200mil BODY) PACKAGE DIMENSIONS (SOP16-P-300-1.27)

Unit in mm




SOP 16PIN (150mil BODY) PACKAGE DIMENSIONS (SOL16-P-150-1.27)

Unit in mm



TSSOP 16PIN PACKAGE DIMENSIONS (TSSOP16-P-0044-0.65)

Unit in mm



RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.