

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC74VCXR162601FT

## Low-Voltage 18-Bit Universal Bus Transceiver with 3.6-V Tolerant Inputs and Outputs

The TC74VCXR162601FT is a high-performance CMOS 18-bit universal bus transceiver. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

It is also designed with overvoltage tolerant inputs and outputs up to 3.6 V.

Data flow in each direction is controlled by output-enable ( $\overline{\text{OEAB}}$  and  $\overline{\text{OEBA}}$ ), latch-enable ( $\overline{\text{LEAB}}$  and  $\overline{\text{LEBA}}$ ), and clock ( $\overline{\text{CKAB}}$  and  $\overline{\text{CKBA}}$ ) inputs.

The clock can be controlled by the clock-enable ( $\overline{\text{CKENAB}}$  and  $\overline{\text{CKENBA}}$ ) inputs.


For A-to-B data flow, the device operates in the transparent mode when  $\overline{\text{LEAB}}$  is high. When  $\overline{\text{LEAB}}$  is low, the A data is latched if  $\overline{\text{CKAB}}$  is held at a high or low logic level. If  $\overline{\text{LEAB}}$  is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of  $\overline{\text{CKAB}}$ .

Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ ,  $\overline{\text{LEBA}}$ ,  $\overline{\text{CKBA}}$ , and  $\overline{\text{CKENBA}}$ .

When the  $\overline{\text{OE}}$  input is high, the outputs are in a high-impedance state. This device is designed to be used with 3-state memory address drivers, etc.

The 26- $\Omega$  series resistor helps reducing output overshoot and undershoot without external resistor.

All inputs are equipped with protection circuits against static discharge.



Weight: 0.25 g (typ.)


## Features

- 26- $\Omega$  series resistors on outputs
- Low-voltage operation:  $V_{CC} = 1.8$  to  $3.6$  V
- High-speed operation :  $t_{pd} = 3.8$  ns (max) ( $V_{CC} = 3.0$  to  $3.6$  V)  
:  $t_{pd} = 4.6$  ns (max) ( $V_{CC} = 2.3$  to  $2.7$  V)  
:  $t_{pd} = 9.2$  ns (max) ( $V_{CC} = 1.8$  V)
- Output current:  $I_{OH}/I_{OL} = \pm 12$  mA (min) ( $V_{CC} = 3.0$  V)  
:  $I_{OH}/I_{OL} = \pm 8$  mA (min) ( $V_{CC} = 2.3$  V)  
:  $I_{OH}/I_{OL} = \pm 4$  mA (min) ( $V_{CC} = 1.8$  V)
- Latch-up performance:  $\pm 300$  A
- ESD performance: Machine model  $> \pm 200$  V  
: Human body model  $> \pm 2000$  V
- Package: TSSOP (thin shrink small outline package)
- Bidirectional interface between 2.5 V and 3.3 V signals.
- 3.6-V tolerant function and power-down protection provided on all inputs and outputs



Note 1: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

All floating (high impedance) bus pins must have their input level fixed by means of pull-up or pull-down resistors.

Pin Assignment (top view)





**Truth Table (A bus → B bus)**

Inputs					Outputs B
$\overline{\text{CKENAB}}$	$\overline{\text{OEAB}}$	LEAB	CKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B0 (Note 3)
H	L	L	X	X	B0 (Note 3)
L	L	L		L	L
L	L	L		H	H
L	L	L	L	X	B0 (Note 2)
L	L	L	H	X	B0 (Note 2)

Note 2: Output level before the indicated steady-state input conditions were established, provided that CKAB was low or high before LEAB went low.

Note 3: Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CKENAB}}$  was low or high before LEAB went low.

**Truth Table (B bus → A bus)**

Inputs					Outputs A
$\overline{\text{CKENBA}}$	$\overline{\text{OEBA}}$	LEBA	CKBA	B	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	A0 (Note 5)
H	L	L	X	X	A0 (Note 5)
L	L	L		L	L
L	L	L		H	H
L	L	L	L	X	A0 (Note 4)
L	L	L	H	X	A0 (Note 4)

Note 4: Output level before the indicated steady-state input conditions were established, provided that CKBA was low or high before LEBA went low.

Note 5: Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CKENBA}}$  was low or high before LEBA went low.

The diagram illustrates the logic for the B1 channel. It features several inputs: OEAB (1), CKENBA (29), CKBA (30), LEBA (28), OEBA (27), CKENAB (56), CKAB (55), LEAB (2), and A1 (3). The logic involves a series of AND and OR gates, followed by D-type flip-flops. The output of the flip-flops is connected to a multiplexer that selects between the outputs of the flip-flops and the inputs OEAB, CKENBA, CKAB, and LEAB. The output of the multiplexer is connected to the B1 output (54). The diagram also shows connections to 17 other channels.

**Maximum Ratings**

Characteristics	Symbol	Rating	Unit
Power supply voltage	$V_{CC}$	–0.5 to 4.6	V
DC input voltage ( $\overline{OEAB}$ , $\overline{OEBA}$ , $\overline{LEAB}$ , $\overline{LEBA}$ , $\overline{CKAB}$ , $\overline{CKBA}$ , $\overline{CKENAB}$ , $\overline{CKENBA}$ )	$V_{IN}$	–0.5 to 4.6	V
DC bus I/O voltage	$V_{I/O}$	–0.5 to 4.6 (Note 6)	V
		–0.5 to $V_{CC} + 0.5$ (Note 7)	
Input diode current	$I_{IK}$	–50	mA
Output diode current	$I_{OK}$	$\pm 50$ (Note 8)	mA
DC output current	$I_{OUT}$	$\pm 50$	mA
Power dissipation	$P_D$	400	mW
DC $V_{CC}$ /ground current per supply pin	$I_{CC}/I_{GND}$	$\pm 100$	mA
Storage temperature	$T_{stg}$	–65 to 150	°C

Note 6: OFF state

Note 7: High or low state.  $I_{OUT}$  absolute maximum rating must be observed.

Note 8:  $V_{OUT} < GND$ ,  $V_{OUT} > V_{CC}$

**Recommended Operating Range**

Characteristics	Symbol	Rating	Unit
Power supply voltage	$V_{CC}$	1.8 to 3.6	V
		1.2 to 3.6 (Note 9)	
Input voltage ( $\overline{OEAB}$ , $\overline{OEBA}$ , $\overline{LEAB}$ , $\overline{LEBA}$ , $\overline{CKAB}$ , $\overline{CKBA}$ , $\overline{CKENAB}$ , $\overline{CKENBA}$ )	$V_{IN}$	–0.3 to 3.6	V
Bus I/O voltage	$V_{I/O}$	0 to 3.6 (Note 10)	V
		0 to $V_{CC}$ (Note 11)	
Output current	$I_{OH}/I_{OL}$	$\pm 12$ (Note 12)	mA
		$\pm 8$ (Note 13)	
		$\pm 4$ (Note 14)	
Operating temperature	$T_{opr}$	–40 to 85	°C
Input rise and fall time	$dt/dv$	0 to 10 (Note 15)	ns/V

Note 9: Data retention only

Note 10: OFF state

Note 11: High or low state

Note 12:  $V_{CC} = 3.0$  to 3.6 V

Note 13:  $V_{CC} = 2.3$  to 2.7 V

Note 14:  $V_{CC} = 1.8$  V

Note 15:  $V_{IN} = 0.8$  to 2.0 V,  $V_{CC} = 3.0$  V

## Electrical Characteristics

DC Characteristics ( $T_a = -40$  to  $85^\circ\text{C}$ ,  $2.7\text{ V} < V_{CC} \leq 3.6\text{ V}$ )

Characteristics		Symbol	Test Condition		Min	Max	Unit	
				V <sub>CC</sub> (V)				
Input voltage	H-level	V <sub>IH</sub>	—		2.7 to 3.6	2.0	—	V
	L-level	V <sub>IL</sub>	—		2.7 to 3.6	—	0.8	
Output voltage	H-level	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = −100 μA	2.7 to 3.6	V <sub>CC</sub> − 0.2	—	V
				I <sub>OH</sub> = −6 mA	2.7	2.2	—	
				I <sub>OH</sub> = −8 mA	3.0	2.4	—	
				I <sub>OH</sub> = −12 mA	3.0	2.2	—	
	L-level	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 100 μA	2.7 to 3.6	—	0.2	
				I <sub>OL</sub> = 6 mA	2.7	—	0.4	
				I <sub>OL</sub> = 8 mA	3.0	—	0.55	
				I <sub>OL</sub> = 12 mA	3.0	—	0.8	
Input leakage current		I <sub>IN</sub>	V <sub>IN</sub> = 0 to 3.6 V	2.7 to 3.6	—	±5.0	μA	
3-state output OFF state current		I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = 0 to 3.6 V	2.7 to 3.6	—	±10.0	μA	
Power-off leakage current		I <sub>OFF</sub>	V <sub>IN</sub> , V <sub>OUT</sub> = 0 to 3.6 V	0	—	10.0	μA	
Quiescent supply current		I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	2.7 to 3.6	—	20.0	μA	
			V <sub>CC</sub> ≤ (V <sub>IN</sub> , V <sub>OUT</sub> ) ≤ 3.6 V	2.7 to 3.6	—	±20.0		
Increase in I <sub>CC</sub> per input		ΔI <sub>CC</sub>	V <sub>IH</sub> = V <sub>CC</sub> − 0.6 V	2.7 to 3.6	—	750		

DC Characteristics ( $T_a = -40$  to  $85^\circ\text{C}$ ,  $2.3\text{ V} \leq V_{CC} \leq 2.7\text{ V}$ )

Characteristics		Symbol	Test Condition			Min	Max	Unit
					V <sub>CC</sub> (V)			
Input voltage	H-level	V <sub>IH</sub>	—		2.3 to 2.7	1.6	—	V
	L-level	V <sub>IL</sub>	—		2.3 to 2.7	—	0.7	
Output voltage	H-level	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = −100 μA	2.3 to 2.7	V <sub>CC</sub> − 0.2	—	V
				I <sub>OH</sub> = −4 mA	2.3	2.0	—	
				I <sub>OH</sub> = −6 mA	2.3	1.8	—	
				I <sub>OH</sub> = −8 mA	2.3	1.7	—	
	L-level	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 100 μA	2.3 to 2.7	—	0.2	
				I <sub>OL</sub> = 6 mA	2.3	—	0.4	
				I <sub>OL</sub> = 8 mA	2.3	—	0.6	
Input leakage current		I <sub>IN</sub>	V <sub>IN</sub> = 0 to 3.6 V		2.3 to 2.7	—	±5.0	μA
3-state output OFF state current		I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = 0 to 3.6 V		2.3 to 2.7	—	±10.0	μA
Power-off leakage current		I <sub>OFF</sub>	V <sub>IN</sub> , V <sub>OUT</sub> = 0 to 3.6 V		0	—	10.0	μA
Quiescent supply current		I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND		2.3 to 2.7	—	20.0	μA
			V <sub>CC</sub> ≤ (V <sub>IN</sub> , V <sub>OUT</sub> ) ≤ 3.6 V		2.3 to 2.7	—	±20.0	

**DC Characteristics (Ta = -40 to 85°C, 1.8 V ≤ V<sub>CC</sub> < 2.3 V)**

Characteristics		Symbol	Test Condition			Min	Max	Unit	
					V <sub>CC</sub> (V)				
Input voltage	H-level	V <sub>IH</sub>	—		1.8 to 2.3	0.7 × V <sub>CC</sub>	—	V	
	L-level	V <sub>IL</sub>	—		1.8 to 2.3	—	0.2 × V <sub>CC</sub>		
Output voltage	H-level	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = −100 μA	1.8	V <sub>CC</sub> − 0.2	—	V	
				I <sub>OH</sub> = −4 mA	1.8	1.4	—		
	L-level	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 100 μA	1.8	—	0.2		
				I <sub>OL</sub> = 4 mA	1.8	—	0.3		
Input leakage current		I <sub>IN</sub>	V <sub>IN</sub> = 0 to 3.6 V			1.8	—	±5.0	μA
3-state output OFF state current		I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = 0 to 3.6 V			1.8	—	±10.0	μA
Power-off leakage current		I <sub>OFF</sub>	V <sub>IN</sub> , V <sub>OUT</sub> = 0 to 3.6 V			0	—	10.0	μA
Quiescent supply current		I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND			1.8	—	20.0	μA
			V <sub>CC</sub> ≤ (V <sub>IN</sub> , V <sub>OUT</sub> ) ≤ 3.6 V			1.8	—	±20.0	

**AC Characteristics (Ta = -40 to 85°C, input:  $t_r = t_f = 2.0$  ns,  $C_L = 30$  pF,  $R_L = 500$  Ω)**

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Min	Max	Unit
Maximum clock frequency	$f_{\max}$	Figure 1, Figure 3	1.8	100	—	MHz
			$2.5 \pm 0.2$	200	—	
			$3.3 \pm 0.3$	250	—	
Propagation delay time (An, Bn-Bn, An)	$t_{pLH}$ $t_{pHL}$	Figure 1, Figure 2	1.8	1.5	9.2	ns
			$2.5 \pm 0.2$	0.8	4.6	
			$3.3 \pm 0.3$	0.6	3.8	
Propagation delay time (CKAB, CKBA-Bn, An)	$t_{pLH}$ $t_{pHL}$	Figure 1, Figure 3	1.8	1.5	9.8	ns
			$2.5 \pm 0.2$	0.8	5.5	
			$3.3 \pm 0.3$	0.6	4.4	
Propagation delay time (LEAB, LEBA-Bn, An)	$t_{pLH}$ $t_{pHL}$	Figure 1, Figure 4	1.8	1.5	9.8	ns
			$2.5 \pm 0.2$	0.8	5.8	
			$3.3 \pm 0.3$	0.6	4.4	
Output enable time ( $\overline{OEAB}$ , $\overline{OEBA}$ -Bn, An)	$t_{pZL}$ $t_{pZH}$	Figure 1, Figure 6	1.8	1.5	9.8	ns
			$2.5 \pm 0.2$	0.8	5.9	
			$3.3 \pm 0.3$	0.6	4.3	
Output disable time ( $\overline{OEAB}$ , $\overline{OEBA}$ -Bn, An)	$t_{pLZ}$ $t_{pHZ}$	Figure 1, Figure 6	1.8	1.5	8.8	ns
			$2.5 \pm 0.2$	0.8	4.9	
			$3.3 \pm 0.3$	0.6	4.3	
Minimum pulse width	$t_W$ (H) $t_W$ (L)	Figure 1, Figure 3, Figure 4	1.8	4.0	—	ns
			$2.5 \pm 0.2$	1.5	—	
			$3.3 \pm 0.3$	1.5	—	
Minimum setup time	$t_s$	Figure 1, Figure 3, Figure 4, Figure 5	1.8	2.5	—	ns
			$2.5 \pm 0.2$	1.5	—	
			$3.3 \pm 0.3$	1.5	—	
Minimum hold time	$t_h$	Figure 1, Figure 3, Figure 4, Figure 5	1.8	1.0	—	ns
			$2.5 \pm 0.2$	1.0	—	
			$3.3 \pm 0.3$	1.0	—	
Output to output skew	$t_{osLH}$ $t_{osHL}$	(Note 16)	1.8	—	0.5	ns
			$2.5 \pm 0.2$	—	0.5	
			$3.3 \pm 0.3$	—	0.5	

For  $C_L = 50$  pF, add approximately 300 ps to the AC maximum specification.

Note 16: Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

**Dynamic Switching Characteristics****(Ta = 25°C, input:  $t_r = t_f = 2.0$  ns,  $C_L = 30$  pF,  $R_L = 500 \Omega$ )**

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Typ.	Unit
Quiet output maximum dynamic V <sub>OL</sub>	V <sub>OLP</sub>	V <sub>IH</sub> = 1.8 V, V <sub>IL</sub> = 0 V (Note 15)	1.8	0.15	V
		V <sub>IH</sub> = 2.5 V, V <sub>IL</sub> = 0 V (Note 15)	2.5	0.25	
		V <sub>IH</sub> = 3.3 V, V <sub>IL</sub> = 0 V (Note 15)	3.3	0.35	
Quiet output minimum dynamic V <sub>OL</sub>	V <sub>OLV</sub>	V <sub>IH</sub> = 1.8 V, V <sub>IL</sub> = 0 V (Note 15)	1.8	-0.15	V
		V <sub>IH</sub> = 2.5 V, V <sub>IL</sub> = 0 V (Note 15)	2.5	-0.25	
		V <sub>IH</sub> = 3.3 V, V <sub>IL</sub> = 0 V (Note 15)	3.3	-0.35	
Quiet output minimum dynamic V <sub>OH</sub>	V <sub>OHV</sub>	V <sub>IH</sub> = 1.8 V, V <sub>IL</sub> = 0 V (Note 15)	1.8	1.55	V
		V <sub>IH</sub> = 2.5 V, V <sub>IL</sub> = 0 V (Note 15)	2.5	2.05	
		V <sub>IH</sub> = 3.3 V, V <sub>IL</sub> = 0 V (Note 15)	3.3	2.65	

Note 15: Parameter guaranteed by design.

**Capacitive Characteristics (Ta = 25°C)**

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Typ.	Unit
Input capacitance	C <sub>IN</sub>	—	1.8, 2.5, 3.3	6	pF
Bus I/O capacitance	C <sub>I/O</sub>	—	1.8, 2.5, 3.3	7	pF
Power dissipation capacitance	C <sub>PD</sub>	f <sub>IN</sub> = 10 MHz (Note 16)	1.8, 2.5, 3.3	20	pF

Note 16: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}(\text{opr}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/18 \text{ (per bit)}$$

AC Test Circuit




Figure 1

AC Waveform




Figure 2  $t_{pLH}$ ,  $t_{pHL}$






Figure 3  $t_{pLH}$ ,  $t_{pHL}$ ,  $t_w$ ,  $t_s$ ,  $t_h$



**Figure 4**  $t_{pLH}$ ,  $t_{pHL}$ ,  $t_w$ ,  $t_s$ ,  $t_h$



**Figure 5**  $t_s$ ,  $t_h$





Figure 6  $t_{pLZ}$ ,  $t_{pHZ}$ ,  $t_{pZL}$ ,  $t_{pZH}$

Symbol	$V_{CC}$		
	$3.3 \pm 0.3\text{ V}$	$2.5 \pm 0.2\text{ V}$	$1.8\text{ V}$
$V_{IH}$	$2.7\text{ V}$	$V_{CC}$	$V_{CC}$
$V_M$	$1.5\text{ V}$	$V_{CC}/2$	$V_{CC}/2$
$V_X$	$V_{OL} + 0.3\text{ V}$	$V_{OL} + 0.15\text{ V}$	$V_{OL} + 0.15\text{ V}$
$V_Y$	$V_{OH} - 0.3\text{ V}$	$V_{OH} - 0.15\text{ V}$	$V_{OH} - 0.15\text{ V}$

Package Dimensions

TSSOP56-P-0061-0.50

Unit : mm



Weight: 0.25 g (typ.)

**RESTRICTIONS ON PRODUCT USE**

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.  
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.