TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC


TB62600F

64BIT SHIFT REGISTER / LATCH DRIVER

The TB62600F is specifically designed for 64bit Thermal Head drivers. And this IC is monolithic integrated circuits designed to be used together with Bi–CMOS (DMOS) integrated circuit. The devices consist of a 64bit shift register, dual 64bit latches, and 64 output DMOS structures.

FEATURE

- Built-in selection circuit : parallel-in parallel-out (8 × 8) or serial-in parallel-out (1 × 64)
- CMOS compatible inputs
- Open-drain DMOS outputs
- Low steady-state power consumption
- Built-in mono stable multi-viblator for head protection
- Package : QFP100-P-1420C




Weight: 1.6 g (Typ.)


PIN CONNECTION (TOP VIEW)

	QQV	L-GND	RESET	CL OCK	S-OUT	D7	D6	D5	D4	D3	D2	D1	D0	NC	LATCH1	LATCH2	ENABLE	SELECT	L-GND	Odv [
_		99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	
NC [NC
NC [\frown	`																	MMV-OUT
NC [. ()																78	MMV-C/R
P-GND																					P-GND
OUT63 [
OUT62 [
OUT61 [
	8																			73	
																				72	
OUT58 [OUT57 [1																			71 70] <u>outs</u>] <u>out</u> 6
OUT56 [12																			69	
P-GND																				68] P-GND
OUT54 [
OUT53 [1																				
OUT52 [
OUT51 [
OUT50 [1] OUT13
OUT49 [20] OUT14
	21] OUT15
P-GND [22																			59	P-GND
OUT47	23																			58] OUT16
	24																			57] OUT17
OUT45	25																			56] OUT18
OUT44	26																			55] OUT19
OUT43	27																			54	0UT20
OUT42	28																			53] OUT21
OUT41	29																			52] OUT22
OUT40		~~	~~	.	25	~~		22	22	40		40	42		4-					51] OUT23
	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	I
	P-GND	OUT39	OUT38	0UT37	<u>0UT36</u>	<u>OUT35</u>	OUT34	OUT33	OUT32	P-GND	P-GND	OUT31	OUT30	<u>0UT29</u>	0UT28	0UT27	OUT26	OUT25	0UT24	P-GND	1


BLOCK DIAGRAM



BLOCK DIAGRAM (8 × 8, 1 × 64 shift register)



TIMING WAVEFORM



TERMINAL DESCRIPTION

PIN NAME	PIN No.	FUNCTION
CLOCK	97	Input Terminals for Shift register Clock.
ENABLE	84	"L" : All Outputs "On". Pull-Down Input Terminal.
RESET	98	"L" : Reset shift register and latch. Pull–Down Input Terminal.
D0~D7	88~95	Input Terminals for Output Data. "H" : Output On, "L" : Output Off.
MMV-C/R	78	CR Connection Terminal for CR Timer (MMV)
MMV-OUT	79	Output Terminal for CR Timer (MMV)
OUT0 ~ 63	—	Output Terminals. These are Open Drain Outputs.
SELECT	83	Input Terminal for Input Mode Data. "H" : 8bit Parallel Input Mode, "L" : 1bit Serial Input Mode.
S-OUT	96	Output Terminal for Serial Data "D63".
LATCH1 / LATCH2	86 / 85	Input Terminal for Latch. "H" : Data Throught, "L" : Data Latch.
V _{DD}	81, 100	Supply Voltage Terminal for Control Logic.
L-GND	82, 99	Ground Terminal for Control Logic
P-GND	—	Ground Terminal for Drivers. 10 Terminals.


MMV OPERATION

MMV Output of Q becomes "L" when the MMV / E voltage becomes less than $V_{\rm ref}$ (L) after the first rising edge of Internal Clock.


And becomes "H" when the MMV / E voltage above V_{ref} (H) after re-changing of external capacitance connect to MMV / E. The external capacitance and resistor connect to MMV / E control MMV Output "ON" period. So Output Load is protected from burn-out. It's required enough discharging time (decided by Time period of

Internal Clock) of external capacitance.

(Refer to figure below)



 PULSE WIDTH OF MMV See Below



MAXIMUM RATINGS (Ta = 25°C)

CHARACT	ERISTIC	SYMBOL	RATING	UNIT				
Supply Voltage	ly Voltage		y Voltage		ly Voltage		-0.3~7.0	V
Output Drain-Source	e Voltage	V _{DS}	-0.4~30	V				
Output Current		I _{DS}	130	mA / ch				
Input Current		I _{IN}	±5	mA				
Input Voltage		V _{IN}	-0.3~V _{DD} ± 0.3	V				
Power Dissipation	Free Air	PD	1.0	W				
Fower Dissipation	(Note 1) PCB	ΓD	1.3	vv				
Operating Temperat	ure	T _{opr}	-40~85	°C				
Storage Temperatur	e	T _{stg}	-55~150	°C				

Note 1: 60 × 60 × 1.6 mm Cu 24% Glass Epoxy PCB

RECOMMENDED OPERATING CONDITIONS (Ta = -40 \sim 85^{\circ}C, V_{SS} = 0 V)

CHARAC	CHARACTERISTIC		CONDITION		MIN	TYP.	MAX	UNIT
Supply Voltage		V _{DD}		_	4.5	5	5.5	V
	"H" LEVEL	VIH	_		0.7 V _{DD}	_	V _{DD}	N
Input Voltage	"L" LEVEL	V _{IL}		_	0	_	V V 0.3 V 24 V 44 V	V
Output Drain-Sou	Output Drain-Source Voltage		—		_	_	24	V
			Duty = 100%		_	 	44	
Output Current		IOUT	Duty = 80%	All Output "L" Level	_		49	mA / ch
			Duty = 50%		_	_	- 0.3 V _{DD} - 24 - 44 - 49 n - 62 - 1000 - 4000	
External Resistor		R _{EXT}			200	_	1000	kΩ
External Capacitance		C _{EXT}		100	_	4000	pF	
Power Dissipation		PD		_	—	_	0.67	mW

(Ta = −10~80°C, V _{DD} = 4.5~5.5	5 V, V _{SS} = 0 V,	"H" = V _{IH} , "L" =V _{IL})	
			_

CHARA	CTERISTIC	SYMBOL	TEST CIR- CUIT	TEST C	ONDITION	MIN	TYP.	MAX	UNIT
		V _{DS1}	V_{DS1} — I_{OUT} = 40 mA, Ta = 25°C		١	0.16	0.32		
Output Voltage "L" Le	"L" Level	V _{DS1}	—	I _{OUT} = 40 mA			_	0.48	v
Output Voltage		V _{DS2}	—	I _{OUT} = 100 mA	∧, Ta = 25°C		0.40	0.80	v
		V _{DS2}	—	I _{OUT} = 100 mA	A Contraction of the second se	_	_	1.20	
Output Current	"H" Level	I _{OH}	_	S-OUT	V _{OH} = 4.6 V Ta =25°C		0.2	0.5	mA
Output Current	"L" Level	I _{OL}	_	MMV-OUT	V _{OH} = 0.4 V Ta=25°C	_	0.2	0.5	IIIA
Output Resistor		R _{ON}	_	Ta = 25°C			4.00	8.00	Ω
Output Leakage Current		I _{OZ1}	_	V _{OUT} = 30V, EN = "L", 1bit			-	10	μA
	Suitent	I _{OZ2}	—	V _{OUT} = 30V, E	N = "L", 64bit		— 100 — +1		μΑ
Input Current		I _{IN}	—	$V_{IN} = V_{DD}$ or V_{SS}			_	±1	μA
Input Voltage	"H" Level	V _{IH}	_		0.7 V _{DD}	_	_	v	
input voltage	"L" Level	V _{IL}	_		0	_	0.3 VDD		
Voltage Supervise	er Operating Voltage	V _{VS}	_		2.0	_	4.0	V	
Supply Current		I _{DD}	_	_		_	_	300	μA
On one time Council			_	f _{CLK} = 5MHz, I <u>Data = 1 / 2</u> f _C LATCH = "L" = "L"	Duty = 50% _{LK,} <u>OUTP</u> UT off , LATCH -Data	_	_	5.0	
Operating Supply	Current	$I_{DD2} - \begin{cases} f_{CLK} = 1MHz, Duty = 50^{\circ} \\ Data = 1 / 64 f_{CLK} \\ All OUTPUT open \\ LATCH = "H", 1bit ON \end{cases}$		LK pen	_	_	6.0	mA	
Input Pull-Up Res	sistor	RV _{DD}	_	V _{DD} = 5.0 V, T	a = 25°C	150	300	600	kΩ
Input Pull-Down I	Resistor	RV _{SS}	_	V _{DD} = 5.0 V, T	a = 25°C	150	300	600	K12
Internal Clock Fre	equency	f _{int}	_	V _{DD} = 5.0 V, T	a = 25°C	400	800	_	kHz

RECOMMENDED TIMING CONDITIONS (Ta = $-40 \sim 85^{\circ}$ C, V_{DD} = $4.5 \sim 5.5$ V, V_{SS} = 0 V)


CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Pulse Width	t _{w CLK}	—	50	_	_	ns
Enable Pulse Width	t _{w EN}	—	0.5	_	_	μs
Latch Pulse Width	t _{w LAT}	—	50	-	_	ns
Clear Pulse Width	t _{w CLR}	—	80	_	_	ns
Data Set up Time	t _{setup}	_	37	50	_	ns
Data Hold Time	t _{hold}	_	50	—	_	ns


SWITCHING CHARACTERISTICS (Ta = 25°C, V_{DD} = 5 V, V_{OUT} = 26 V, R_1 = 650 Ω , C_L = 15 pF)

CHARACTERI	STIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT		
	CLK- Outn		MMV-C / R = "L"	_	—	1000			
	R - Outn		MMV-C / R = "L"	_	_	1000			
Propagation Delay Time	LAT1 - Outn	$2LK - \overline{Outn}$ I $\overline{A} - \overline{Outn}$ t_{pLH} $\overline{A} T1 - \overline{Outn}$ I $\overline{A} T2 - \overline{Outn}$ I $\overline{A} T2 - \overline{Outn}$ I $\overline{A} T1 - \overline{Outn}$ I $\overline{A} T1 - \overline{Outn}$ I $\overline{A} T1 - \overline{Outn}$ I $\overline{A} T2 - \overline{Outn}$ I $\overline{C} K - \overline{LATn}$ I $\overline{C} LK - \overline{LATn}$	MMV-C / R = "L"	—	_	1000	ns		
(Low-to-High)	LAT2 - Outn	pen	MMV-C / R = "L"	—	_	1000			
	EN- Outn		R = 750 kΩ, C = 2600 pF,Ta = 25°C	_	_	1000 1000 1000			
	CLK- Outn		MMV-C / R = "L"	—	_	- 1000 - 1000 - 1000 - 1000 - 1000 - 2500 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 1000 - 2500 70 120 - 30 - 20 - 50 - 50 - 50 - 500 - 400 200 500 15 -			
Propagation Delay Time	LAT1 - Outn		MMV-C / R = "L"	—	_	1000			
(High-to-Low)	LAT2 - Outn	t _{pHL}	MMV-C / R = "L"	—	_	1000	ns		
	EN- Out _n		R = 750 kΩ, C = 2600 pF,Ta = 25°C	_	_	2500			
Set Up Time	CLK-LATn	t _{setup (L)}	—	—	70	120			
Set op Tille	CLK-S-IN	t _{setup (D)}	—	—	- — 1000 - — 2500 - 70 120 - — 30 - — 0 - — 20 - — 50				
Hold Time	CLK-LATn	t _{hold (L)}	—	—	-	0	115		
	CLK-S-IN	t _{hold} (D)	_	—	_	1000 1000 1000 1000 1000 2500 1000 1000 2500 1000 1000 2500 1000 2500 1000 2500 120 30 0 20 50 50 50 500			
Clock Pulse Width		^t w CLK	_	—	—	50	ns		
Latch Pulse Width		t _{w LATn}	_	—	_	50	ns		
Reset Pulse Width		t _w R	_	—	_	50	ns		
Enable Pulse Width		t _{w EN}	_	—	—	400	ns		
Output Rise Time			OUTn	—	200	500	ns		
Output Fall Time		t _{of}	OUTn	—	200	500	ns		
Maximum Clock Frequenc	у	f _{MAX}	Duty = 50%	10	15	—			
Voltage Superviser Operat	ting Pulse Width	t _{w VS}	V _{DD (H)} = 5 V, V _{DD (L)} = 2 V	—	200	_			
MMV Reset Time		t _{MMV}	R = 750 kΩ, C = 2600 pF,Ta = 25°C	1	3	5			

EQUIVALENT OF INPUTS AND OUTPUT CIRCUIT

1. CLOCK, SELECT







2. ENABLE, LATCH1, LATCH2, RESET, D0~7


3. OUTn







5. S-OUT, MMV-OUT



PRECAUTIONS for USING

This IC does not integrate protection circuits such as overcurrent and overvoltage protectors.

Thus, if excess current or voltage is applied to the IC, the IC may be damaged. Please design the IC so that excess current or voltage will not be applied to the IC.


Utmost care is necessary in the design of the output line, V_{CC} (V_{DD}) and GND (L–GND, P–GND) line since IC may be destroyed due to short–circuit between outputs, air contamination fault, or fault by improper grounding.



PACKAGE DIMENSIONS

QFP100-P-1420-0.65C

Unit: mm



Weight: 1.6 g (Typ.)

RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.