

SP1668B (HIGH Z)
SP1669B (LOW Z)
DUAL CLOCKED LATCH

This device is a Dual Clocked Latch/R-S Flip-Flop. Whenever the Clock is low, the R-S inputs control the output state. Whenever the Clock is high, the output follows the date (D) input.

TRUTH TABLE

S	R	D	C	Q_{n+1}
0	0	ϕ	0	Q_n
1	0	ϕ	0	1
0	1	ϕ	0	0
1	1	ϕ	0	**
ϕ	ϕ	0	1	0

** Output stage not defined
 ϕ Don't care




Fig. 1 Logic diagram of SP1668/1669




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or mounted on a printed circuit board.

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package

This PECL III circuit has been designed to meet the dc specifications shown in the table, after thermal equilibrium has been established. The package

heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

	Symbol	Pin Under Test	SP166B /SP166D Test Limits	Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:	Grad													
	IE (HI-Z)	IE (LO-Z)	0°C	Max	Min	+25°C	Max	Min	+75°C	Max	Min	V _{IH} max	V _{IH} min	V _{IL} max	V _{IL} min	V _{IH} max	V _{IH} min	V _{IL} max	V _{IL} min
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14
	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14	19+15+14				




Fig. 5 Switching time waveforms (set/reset to Q/ $\bar{Q}$, switch S1 in position shown in Fig. 3)




Fig. 6 Switching time waveforms (clock to Q/ $\bar{Q}$, switch S1 in position opposite to that shown in Fig. 3)