
## SN74SSTV16857 14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES344E - DECEMBER 2000 - REVISED NOVEMBER 2002



The SN74SSTV16857 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled and undriven (floating) data, clock, and reference voltage (V<sub>REF</sub>) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

#### ORDERING INFORMATION

TA	PACKA	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – DGG	Tape and reel	SN74SSTV16857DGGR	SSTV16857

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




# SN74SSTV16857 14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES344E - DECEMBER 2000 - REVISED NOVEMBER 2002

#### **FUNCTION TABLE**

	INPUTS									
RESET	CLK	CLK	D	Q						
Н	1	$\downarrow$	Н	Н						
Н	$\uparrow$	$\downarrow$	L	L						
Н	L or H	L or H	Χ	$Q_0$						
L	X, or floating	X, or floating	X, or floating	L						

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub> or V <sub>DDQ</sub>	–0.5 V to 3.6 V
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Notes 1 and 2)	$-0.5 \text{ V to V}_{DDQ} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DDQ</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{DDQ}$ )	±50 mA
Continuous current through each V <sub>CC</sub> , V <sub>DDQ</sub> , or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	70°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 3.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		$V_{DDQ}$		2.7	V
$V_{DDQ}$	Output supply voltage		2.3		2.7	V
V <sub>REF</sub>	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)		1.15	1.25	1.35	V
VTT	Termination voltage		V <sub>REF</sub> -40mV	V <sub>REF</sub>	V <sub>REF</sub> +40mV	V
٧ <sub>I</sub>	Input voltage		0		VCC	V
VIH	AC high-level input voltage	Data inputs	V <sub>REF</sub> +310mV			V
V <sub>IL</sub>	AC low-level input voltage	Data inputs			V <sub>REF</sub> -310mV	V
V <sub>IH</sub>	DC high-level input voltage	Data inputs	V <sub>REF</sub> +150mV			V
$V_{IL}$	DC low-level input voltage	Data inputs			V <sub>REF</sub> -150mV	V
VIH	High-level input voltage	RESET	1.7			V
V <sub>IL</sub>	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK	360			mV
ЮН	High-level output current				-20	
lOL	Low-level output current				20	mA
TA	Operating free-air temperature		0		70	°C

NOTE 4: The RESET input of the device must be held at a valid logic level (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V <sub>CC</sub> AND V <sub>DDQ</sub>	MIN	түр†	MAX	UNIT
٧ıĸ		$I_{I} = -18 \text{ mA}$		2.3 V			-1.2	V
.,		I <sub>OH</sub> = -100 μA		2.3 V to 2.7 V	V <sub>DDQ</sub> -	0.2		.,
VOH		I <sub>OH</sub> = -16 mA		2.3 V	1.95			V
.,		I <sub>OL</sub> = 100 μA		2.3 V to 2.7 V			0.2	.,
VOL		I <sub>OL</sub> = 16 mA		2.3 V			0.35	V
Ц	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
	Static standby	RESET = GND	1- 0	2.7 V			10	μΑ
Icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V		8	56	mA
	Dynamic operating – clock only	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				28		μΑ/ MHz
ICCD	Dynamic operating – per each data input	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH</sub> (AC) or V <sub>IL</sub> (AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	IO = 0	2.5 V		9		μΑ/ clock MHz/ D input
rОН	Output high	I <sub>OH</sub> = -20 mA		2.3 V to 2.7 V	7		20	Ω
rOL	Output low	I <sub>OL</sub> = 20 mA		2.3 V to 2.7 V	7		20	Ω
r <sub>O(∆)</sub>	r <sub>OH</sub> - r <sub>OL</sub>	I <sub>O</sub> = 20 mA, T <sub>A</sub> = 25°C		2.5 V			6	Ω
	Data inputs	V <sub>I</sub> = V <sub>REF</sub> ± 310 mV			2.5	3	3.5	
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{ mV}$		2.5 V	2.5	3	3.5	pF
	RESET	$V_I = V_{CC}$ or GND			2.5	3	3.5	

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 2.5 V, TA = 25°C.



# SN74SSTV16857 14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES344E - DECEMBER 2000 - REVISED NOVEMBER 2002

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> = ± 0.2	2.5 V v†	UNIT	
				MIN	MAX		
fclock	Clock frequency				200	MHz	
t <sub>W</sub>	Pulse duration		CLK, CLK high or low	2.5		ns	
tact	t <sub>act</sub> Differential inputs active time (see Note 5)						
tinact	Differential inputs inactive time (	see Note 6)			22	ns	
	<b>2</b> :	Fast slew rate (see Notes 7 and 9)		0.75			
t <sub>su</sub>	Setup time  Slow slew rate (see Notes 8 and 9)		Data before CLK↑, CLK↓	0.9		ns	
4.	I laid time a	Fast slew rate (see Notes 7 and 9)	Data after 0116↑ 01161	0.75			
th	Hold time	Slow slew rate (see Notes 8 and 9)	Data after CLK↑, CLK↓	0.9		ns	

<sup>†</sup> For this test condition, V<sub>DDQ</sub> always is equal to V<sub>CC</sub>.

NOTES: 5. Data inputs must be held low for a minimum time of t<sub>act</sub> min, after RESET is taken high.

- 6. Data and clock inputs must be held at valid levels (not floating) for a minimum time of tinact min, after RESET is taken low.
- 7. Data signal input slew rate ≥1 V/ns
- 8. Data signal input slew rate ≥0.5 V/ns and <1 V/ns
- 9. CLK, CLK input slew rates are ≥1 V/ns.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> =	UNIT	
	(INPOT)	(001P01)	MIN	MAX	
f <sub>max</sub>			200		MHz
<sup>t</sup> pd	CLK and CLK	Q	1.1	2.8	ns
<sup>t</sup> PHL	RESET	Q		5	ns

<sup>&</sup>lt;sup>†</sup> For this test condition, V<sub>DDQ</sub> always is equal to V<sub>CC</sub>.



SCES344E - DECEMBER 2000 - REVISED NOVEMBER 2002

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_{O} = 0$  mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $V_{TT} = V_{REF} = V_{DDQ}/2$
- F. V<sub>IH</sub> = V<sub>REF</sub> + 310 mV (ac voltage levels) for differential inputs. V<sub>IH</sub> = V<sub>CC</sub> for LVCMOS input.
- G.  $V_{IL} = V_{REF} 310$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







24-.lan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
SN74SSTV16857DGGR	NRND	TSSOP	DGG	48		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTV16857	
SN74SSTV16857DGVR	NRND	TVSOP	DGV	48		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SS857	
SN74SSTV16857DGVRG	NRND	TVSOP	DGV	48		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SS857	
SN74STV16857DGGRG4	NRND	TSSOP	DGG	48		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTV16857	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jan-2013

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTV16857DGGR	TSSOP	DGG	48	0	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74SSTV16857DGVR	TVSOP	DGV	48	0	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74SSTV16857DGGR	TSSOP	DGG	48	0	367.0	367.0	45.0
SN74SSTV16857DGVR	TVSOP	DGV	48	0	367.0	367.0	38.0

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>