

SCAS299H-JANUARY 1993-REVISED MARCH 2005

#### FEATURES

**DB. DW. OR PW PACKAGE** Operates From 1.65 V to 3.6 V (TOP VIEW) Inputs Accept Voltages to 5.5 V 24 🛛 V<sub>CC</sub> LEBA Max t<sub>pd</sub> of 7 ns at 3.3 V OEBA 2 23 CEBA Typical V<sub>OLP</sub> (Output Ground Bounce) 3 22 🛛 B1 A1 <0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C A214 21 B2 Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) A3 5 20 B3 >2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C 6 19 B4 A4 Supports Mixed-Mode Signal Operation on All A5 7 18 🛛 B5 Ports (5-V Input/Output Voltage With 17 🛛 B6 A6|| 8 3.3-V V<sub>cc</sub>) A7 9 16 Πв7 15 B8 Ioff Supports Partial-Power-Down Mode А8П 10 14 LEAB CEAB 11 Operation 12 13 OEAB GND Latch-Up Performance Exceeds 250 mA Per JESD 17

### **DESCRIPTION/ORDERING INFORMATION**

This octal registered transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC543A contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB places the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow for B to A is similar to that of A to B, but uses CEBA, LEBA, and OEBA.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

T <sub>A</sub>	PA	CKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SOIC – DW	Tube of 25	SN74LVC543ADW			
	SSOP – DB	Reel of 2000	SN74LVC543ADWR	LVC543A		
4000 to 0500		Reel of 2000	SN74LVC543ADBR	LC543A		
–40°C to 85°C		Tube of 60	SN74LVC543APW			
	TSSOP – PW	Reel of 2000	SN74LVC543APWR	LC543A		
		Reel of 250	SN74LVC543APWT	1		

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN74LVC543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299H-JANUARY 1993-REVISED MARCH 2005




### FUNCTION TABLE<sup>(1)</sup>

	INPUTS									
CEAB	LEAB	OEAB	Α	В						
Н	Х	Х	Х	Z						
х	Х	Н	Х	Z						
L	Н	L	Х	B <sub>0</sub> <sup>(2)</sup>						
L	L	L	L	L						
L	L	L	Н	Н						

(1) A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.

(2) Output level before the indicated steady-state input conditions were established



#### LOGIC DIAGRAM (POSITIVE LOGIC)

**To Seven Other Channels** 

SCAS299H-JANUARY 1993-REVISED MARCH 2005

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high	gh-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high	gh or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current		-50	mA	
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DB package		63	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DW package		46	°C/W
		PW package		88	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65  imes V_{CC}$		
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	5.5	V
V	Output valtage	High or low state	0	V <sub>CC</sub>	V
Vo	Output voltage	3-state	0	5.5	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	A
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		$V_{CC} = 3 V$		24	
$\Delta t / \Delta v$	Input transition rise or fall rate	<u>.</u>		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN74LVC543A **OCTAL REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS299H-JANUARY 1993-REVISED MARCH 2005

#### **TEXAS** STRUMENTS www.ti.com

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2		
V <sub>OH</sub>		$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		v
		L = 12 mA		2.7 V	2.2		v
		$I_{OH} = -12 \text{ mA}$		3 V	2.4		
		$I_{OH} = -24 \text{ mA}$		3 V	2.2		
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.	2
		I <sub>OL</sub> = 4 mA		1.65 V		0.4	5
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA		2.3 V		0.	7 V
		I <sub>OL</sub> = 12 mA		2.7 V		0.4	1
		I <sub>OL</sub> = 24 mA		3 V		0.5	5
I <sub>I</sub>	Control inputs	$V_{I} = 0$ to 5.5 V		3.6 V		±	5 μΑ
I <sub>off</sub>		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0		±1	) μΑ
$I_{OZ}^{(2)}$		$V_0 = 0$ to 5.5 V		3.6 V		±1	) μΑ
		$V_I = V_{CC}$ or GND	1 = 0	3.6 V		1	
I <sub>CC</sub>		$3.6 \ V \leq V_{I} \leq 5.5 \ V^{(3)}$	$I_{O} = 0$	3.0 V		1	μΑ
$\Delta I_{CC}$		One input at $V_{CC}$ – 0.6 V, Other inputs at	V <sub>CC</sub> or GND	2.7 V to 3.6 V		50	) μΑ
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		4.5	pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		7.5	pF

 $\begin{array}{ll} \mbox{(1)} & \mbox{All typical values are at $V_{CC}$ = 3.3 $V$, $T_{A}$ = $25^{\circ}$C$. \\ \mbox{(2)} & \mbox{For $I/O$ ports, the parameter $I_{OZ}$ includes the input leakage current. \\ \mbox{(3)} & \mbox{This applies in the disabled state only.} \end{array}$ 

#### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = ± 0.1		$V_{CC}$ = 2.5 V ± 0.2 V		$V_{CC} = 2.7 V$		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration	(1)		(1)		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before $\overline{LE}^\uparrow$ or $\overline{CE}^\uparrow$	(1)		(1)		1.6		1.6		ns
t <sub>h</sub>	Hold time, data after $\overline{LE}^\uparrow$ or $\overline{CE}^\uparrow$	(1)		(1)		2.1		2.1		ns

(1) This information was not available at the time of publication.

#### Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		$V_{CC}$ = 2.5 V ± 0.2 V		$V_{CC} = 2.7 V$		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B	B or A	(1)	(1)	(1)	(1)		8	1	7	
t <sub>pd</sub>	LE	BUIA	(1)	(1)	(1)	(1)		9.5	1.2	8.5	ns
4	ŌĒ	A	(1)	(1)	(1)	(1)		9.2	1.3	7.7	
t <sub>en</sub>	CE	A or B	(1)	(1)	(1)	(1)		9.3	1.3	8	ns
	ŌĒ	A or P	(1)	(1)	(1)	(1)		7.5	1	7	
t <sub>dis</sub>	CE	A or B	(1)	(1)	(1)	(1)		7.5	1	7	ns

(1) This information was not available at the time of publication.

SCAS299H-JANUARY 1993-REVISED MARCH 2005

### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	49	۶F
C <sub>pd</sub>	per transceiver	Outputs disabled		(1)	(1)	6	рг

(1) This information was not available at the time of publication.


### SN74LVC543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299H-JANUARY 1993-REVISED MARCH 2005



٧ı


#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INI	INPUTS			•	_	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$\mathbf{V}_{\Delta}$
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V





#### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

Vм

٧м

NOTES: A.  $C_{L}$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.

'M

Vм

t<sub>PLH</sub>

VoL

VOH

VoL

- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

Output

Output

t<sub>PHL</sub>



24-Jan-2013

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74LVC543ADBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85	(4)	
SN74LVC543ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Samples
SN74LVC543ADBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Samples
SN74LVC543ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Samples
SN74LVC543ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC543A	Samples
SN74LVC543ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC543A	Samples
SN74LVC543ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC543A	Samples
SN74LVC543ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC543A	Samples
SN74LVC543ADWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC543A	Samples
SN74LVC543ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC543A	Samples
SN74LVC543APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Samples
SN74LVC543APWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Sample
SN74LVC543APWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Sample
SN74LVC543APWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVC543APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Sample
SN74LVC543APWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Sample
SN74LVC543APWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Sample
SN74LVC543APWT	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Sample



24-Jan-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74LVC543APWTE4	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Samples
SN74LVC543APWTG4	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC543A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC543ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC543ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC543APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVC543APWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC543ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVC543ADWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74LVC543APWR	TSSOP	PW	24	2000	367.0	367.0	38.0
SN74LVC543APWT	TSSOP	PW	24	250	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated