
www.ti.com

SCLS694-JANUARY 2006

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 2-V to 5.5-V V_{CC} Operation
- Max t_{nd} of 10.5 ns at 5 V
- Supports Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION

The SN74LV165A-EP is a parallel-load, 8-bit shift register designed for 2-V to 5.5-V V_{CC} operation.

When the device is clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The SN74LV165A-EP features a clock-inhibit function and a complemented serial output, Q_H .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is held low, independently of the levels of CLK, CLK INH, or SER.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

ORDERING INFORMATION

| T _A | PACKAGE ⁽¹⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|--------------|-----------------------|------------------|
| -55°C to 125°C | TSSOP – PW | Reel of 2000 | SN74LV165AMPWREP | LV165EP |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

| | INPUTS | OPERATION | |
|-------|------------|-----------|---------------|
| SH/LD | CLK | CLK INH | OPERATION |
| L | Х | X | Parallel load |
| Н | Н | X | Q_0 |
| Н | X | Н | Q_0 |
| Н | L | 1 | Shift |
| Н | \uparrow | L | Shift |

LOGIC DIAGRAM (POSITIVE LOGIC)







SN74LV165A-EP PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCLS694-JANUARY 2006



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|--|-----------------------|------|-----------------------|------|
| V_{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | Input voltage range (2) | | -0.5 | 7 | V |
| Vo | Voltage range applied to any output in the high-impedance or power-off state (2) | | | 7 | V |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -20 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| IO | Continuous output current | $V_O = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V _{CC} or GND | | | ±50 | mA |
| θ_{JA} | Package thermal impedance (4) | | | 108 | °C/W |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions(1)

| | | | MIN | MAX | UNIT | |
|-----------------|------------------------------------|--|---------------------|---------------------|------|--|
| V _{CC} | Supply voltage | | 2 | 5.5 | V | |
| | | V _{CC} = 2 V | 1.5 | | | |
| | High level input valtage | V _{CC} = 2.3 V to 2.7 V | $V_{CC} \times 0.7$ | | V | |
| V _{IH} | High-level input voltage | V _{CC} = 3 V to 3.6 V | $V_{CC} \times 0.7$ | | V | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | $V_{CC} \times 0.7$ | | | |
| | | V _{CC} = 2 V | | 0.5 | | |
| V | Low level input valtage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | $V_{CC} \times 0.3$ | V | |
| V _{IL} | Low-level input voltage | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | | $V_{CC} \times 0.3$ | V | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | $V_{CC} \times 0.3$ | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V_{CC} | V | |
| | | V _{CC} = 2 V | | -50 | μΑ | |
| | High level autout august | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | -2 | | |
| I _{OH} | High-level output current | $V_{CC} = 3 V \text{ to } 3.6 V$ | | -6 | mA | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | -12 | | |
| | | V _{CC} = 2 V | | 50 | μΑ | |
| | Low-level output current | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 2 | | |
| I _{OL} | Low-level output current | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 6 | mA | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 12 | | |
| | | V _{CC} = 2.3 V to 2.7 V | | 200 | | |
| Δt/Δν | Input transition rise or fall rate | V _{CC} = 3 V to 3.6 V | | 100 | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 20 | | |
| T _A | Operating free-air temperature | | -55 | 125 | °C | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS694-JANUARY 2006

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT | | |
|------------------|----------------------------------|-----------------|-----------------------|-----|------|------|--|--|
| | $I_{OH} = -50 \mu A$ | 2 V to 5.5 V | V _{CC} - 0.1 | | | | | |
| \/ | $I_{OH} = -2 \text{ mA}$ | 2.3 V | 2 | | | V | | |
| V _{OH} | $I_{OH} = -6 \text{ mA}$ | 3 V | 2.48 | | | V | | |
| | $I_{OH} = -12 \text{ mA}$ | 4.5 V | 3.8 | | | | | |
| | $I_{OL} = 50 \mu A$ | 2 V to 5.5 V | | | 0.1 | V | | |
| W | I _{OL} = 2 mA | 2.3 V | | | 0.4 | | | |
| V _{OL} | I _{OL} = 6 mA | 3 V | | | 0.44 | | | |
| | I _{OL} = 12 mA | 4.5 V | | | 0.55 | | | |
| I _I | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±1 | μΑ | | |
| I _{cc} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 20 | μΑ | | |
| l _{off} | V_I or $V_O = 0$ to 5.5 V | 0 | | | 5 | μΑ | | |
| C _i | $V_I = V_{CC}$ or GND | 3.3 V | | 1.7 | | pF | | |

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 25 | $T_A = 25^{\circ}C$ | | T _A = 25°C MIN MAX | | MAX | UNIT |
|-----------------|-------------------------------|----------------------------|---------------------|---------------------|--------|-------------------------------|------|-----|------|
| | | | MIN | MAX | IVIIIN | IVIAA | UNII | | |
| | Pulse duration | CLK high or low | 8.5 | | 9 | | | | |
| t _w | t _w Fuise duration | SH/LD low | 11 | | 13 | | ns | | |
| | | SH/LD high before CLK↑ | 7 | | 8.5 | | | | |
| | Catur time | SER before CLK↑ | 8.5 | | 9.5 | | | | |
| t _{su} | Setup time | CLK INH before CLK↑ | 7 | | 7 | | ns | | |
| | | Data before SH/LD↑ | 11.5 | | 12 | | | | |
| | | SER data after CLK↑ | -1 | | 0 | | | | |
| t _h | Hold time | Parallel data after SH/LD↑ | 0 | | 0.5 | | ns | | |
| | | SH/LD high after CLK↑ | 0 | | 0 | | | | |

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 25°C | MIN | MAX | UNIT |
|-------------------------------|--------------------------|------------------------------------|-----------------------|-----|-----|------|
| | | | MIN MA | X | WAX | UNIT |
| | Pulse duration | CLK high or low | 6 | 7 | | |
| t _w Pulse duration | SH/LD low | 7.5 | 9 | | ns | |
| | | SH/ LD high before CLK↑ | 5 | 6 | | |
| | Setup time | SER before CLK↑ | 5 | 6 | | no |
| t _{su} | Setup time | CLK INH before CLK↑ | 5 | 5 | | ns |
| | | Data before SH/LD↑ | 7.5 | 8.5 | | |
| | | SER data after CLK↑ | 0 | 0 | | |
| t _h | t _h Hold time | Parallel data after SH/LD↑ | 0.5 | 0.5 | | ns |
| | | SH/LD high after CLK↑ | 0 | 0 | | |

SN74LV165A-EP PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCLS694-JANUARY 2006



Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 25°C | С | MIN MAX | | UNIT |
|-----------------|--------------------------|-----------------------------------|-----------------------|-----|---------|-----|------|
| | | | MIN | MAX | IVIIN | WAX | UNIT |
| | Pulse duration | CLK high or low | 4 | | 6.5 | | |
| t _w | v Fuise duration | SH/LD low | 5 | | 6.5 | | ns |
| | | SH/LD high before CLK↑ | 4 | | 4 | | |
| | Cotup time | SER before CLK↑ | 4 | | 4 | | ns |
| t _{su} | Setup time | CLK INH before CLK↑ | 3.5 | | 4.5 | | 115 |
| | | Data before SH/LD↑ | 5 | | 5 | | |
| | | SER data after CLK↑ | 0.5 | | 0.5 | | |
| t _h | t _h Hold time | Parallel data after SH/LD↑ | 1 | | 1 | | ns |
| | | SH/ LD high after CLK↑ | 0.5 | | 0.5 | | |

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | то | LOAD CAPACITANCE | T _A = 25°C | | | MIN MAX | UNIT | |
|------------------|-----------------|---------------------------|------------------------|-----------------------|------|------|---------|-------|------|
| | | (OUTPUT) | | MIN | TYP | MAX | IVIIIN | IVIAA | UNIT |
| f _{max} | | | C _L = 50 pF | 40 | 65 | | 35 | | MHz |
| | CLK | | | | 15.3 | 23.3 | 1 | 26 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | $C_L = 50 pF$ | | 16.1 | 25.1 | 1 | 28 | ns |
| ρū | Н | | | | 15.9 | 25.3 | 1 | 28 | |

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | - | LOAD | T, | $T_A = 25^{\circ}C$ | | | MAX | UNIT |
|------------------|-----------------|---------------------------|-------------------------|-----|---------------------|------|-----|-------|------|
| PARAMETER | | | CAPACITANCE | MIN | TYP | MAX | MIN | IVIAA | ONIT |
| f _{max} | | | C _L = 50 pF | 60 | 90 | | 50 | | MHz |
| | CLK | | | | 10.9 | 14.9 | 1 | 16.9 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | $C_{L} = 50 \text{ pF}$ | | 11.3 | 19.3 | 1 | 22 | ns |
| | Н | | | | 11.1 | 17.6 | 1 | 20 | |

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | = | LOAD CAPACITANCE | T _A = 25°C | | | MIN MAX | UNIT | |
|------------------|-----------------|---|-------------------------|-----------------------|-----|------|---------|-------|------|
| | | | | MIN | TYP | MAX | | IVIAA | UNIT |
| f _{max} | | | $C_{L} = 50 \text{ pF}$ | 75 | 85 | | 75 | | MHz |
| | CLK | | | · | 7.7 | 11.9 | 1 | 13.5 | |
| t _{pd} | SH/LD | Q_H or \overline{Q}_H | $C_{L} = 50 \text{ pF}$ | | 7.7 | 11.9 | 1 | 13.5 | ns |
| ρū | Н | | | | 7.6 | 11 | 1 | 12.5 | |


Operating Characteristics

 $T_A = 25^{\circ}C$

| PARAMETER | | TEST CONDITIONS | V _{CC} | TYP | UNIT |
|-----------------|-------------------------------|--|-----------------|------|------|
| C _{pd} | Dower discination constitutes | C 50 pF f 10 MHz | 3.3 V | 36.1 | pF |
| | Power dissipation capacitance | $C_L = 50 \text{ pF}, f = 10 \text{ MHz}$ | 5 V | 37.5 | |



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms





ti.com 18-Sep-2008

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins F | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|--------|----------------|---------------------------|------------------|------------------------------|
| SN74LV165AMPWREP | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| V62/06603-01XE | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV165A-EP:

Catalog: SN74LV165A

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LV165AMPWREP | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV165AMPWREP | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

| Products | | Applications |
|----------|---------------------|---------------|
| Audia | ununu ti com/ou dio | Automotivo on |

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

OMAP Mobile Processors www.ti.com/omap **TI E2E Community** e2e.ti.com