www.ti.com


LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

Check for Samples: SN74AUP1G79

FEATURES

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption:
 I_{CC} = 0.9 μA Max
- Low Dynamic-Power Consumption:
 C_{pd} = 3 pF Typ at 3.3 V
- Low Input Capacitance:
 C_i = 1.5 pF Typ
- Low Noise: Overshoot and Undershoot <10% of V_{CC}
- I_{off} Supports Partial Power-Down-Mode Operation
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (V_{hvs} = 250 mV Typ at 3.3 V)

- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t_{pd} = 4 ns Max at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)



N.C. - No internal connection


See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figure 1 and Figure 2).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






Figure 1. AUP - The Lowest-Power Family

Figure 2. Excellent Signal Integrity

This is a single positive-edge-triggered D-type flip-flop. When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
	NanoStar – WCSP (DSBGA) 0.23-mm Large Bump – YFP (Pb-free)	Reel of 3000	SN74AUP1G79YFPR	H W _
	NanoStar – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUP1G79YZPR	H W _
	QFN – DRY	Reel of 5000	SN74AUP1G79DRYR	HW
-40°C to 85°C	uQFN – DSF	Reel of 5000	SN74AUP1G79DSFR	HW
10 0 10 00 0	SOT (SOT-23) – DBV	Reel of 3000	SN74AUP1G79DBVR	- H79
	301 (301-23) – DBV	Reel of 250	SN74AUP1G79DBVT	П/9_
	SOT (SC-70) – DCK	Reel of 3000	SN74AUP1G79DCKR	- HW
	301 (3C-70) - DCK	Reel of 250	SN74AUP1G79DCKT	П V V _
	SOT (SOT-553) – DRL	Reel of 4000	SN74AUP1G79DRLR	HW_

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


FUNCTION TABLE

INPU	TS	OUTPUT
CLK	D	Q
1	Н	Н
1	L	L
L or H	Χ	Q_0

⁽³⁾ DBV/DCK/DRL: The actual top-side marking has one additional character that designates the wafer fab/assembly site. YFP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any output in the high-impe	edance or power-off state ⁽²⁾	-0.5	4.6	V
Vo	Output voltage range in the high or low state (2)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND		±50	mA	
		DBV package		206	
		DCK package		252	
		DRL package		142	
θ_{JA}	Package thermal impedance (3)	DRY package		234	°C/W
		DSF package		300	
		YFP package		132	
		YZP package		132	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	3.6	V
		V _{CC} = 0.8 V	V _{cc}		
.,	High level input valtage	V _{CC} = 1.1 V to 1.95 V	0.65 × V _{CC}		V
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.6		V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 0.8 V		0	
\/	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
V_{IL}		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.9	
V_{I}	Input voltage		0	3.6	V
Vo	Output voltage		0	V_{CC}	V
	High-level output current	V _{CC} = 0.8 V		-20	μΑ
		V _{CC} = 1.1 V		-1.1	
		V _{CC} = 1.4 V		-1.7	
I _{OH}		V _{CC} = 1.65 V		-1.9	mA
		V _{CC} = 2.3 V		-3.1	
		V _{CC} = 3 V		-4	
		V _{CC} = 0.8 V		20	μΑ
		V _{CC} = 1.1 V		1.1	
	Low-level output current	V _{CC} = 1.4 V		1.7	
l _{OL}	Low-level output current	V _{CC} = 1.65 V		1.9	
		$V_{CC} = 2.3 \text{ V}$			
		$V_{CC} = 3 V$		4	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 0.8 V to 3.6 V		200	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report *Implications of Slow or Floating CMOS Inuts*, literature number SCBA004.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	_A = 25°C	$T_A = -40$ °C to 85 °C		
PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP MAX	MIN MAX	UNIT
	I _{OH} = -20 μA		0.8 V to 3.6 V	V _{CC} - 0.1		V _{CC} – 0.1	
	I _{OH} = -1.1 mA		1.1 V	0.75 × V _{CC}		0.7 × V _{CC}	
	I _{OH} = -1.7 mA		1.4 V	1.11		1.03	
\/	I _{OH} = −1.9 mA		1.65 V	1.32		1.3	V
V_{OH}	$I_{OH} = -2.3 \text{ mA}$		221/	2.05		1.97	V
	I _{OH} = -3.1 mA		2.3 V	1.9		1.85	
	I _{OH} = -2.7 mA		2.1/	2.72		2.67	
	I _{OH} = -4 mA		3 V	2.6		2.55	
	I _{OL} = 20 μA		0.8 V to 3.6 V		0.1	0.	
	I _{OL} = 1.1 mA		1.1 V		0.3 × V _{CC}	0.3 × V _{C0}	
	I _{OL} = 1.7 mA		1.4 V		0.31	0.3	7
\/	I _{OL} = 1.9 mA		1.65 V		0.31	0.39	5 V
V_{OL}	$I_{OL} = 2.3 \text{ mA}$		2.3 V		0.31	0.33	3 V
	$I_{OL} = 3.1 \text{ mA}$		2.3 V		0.44	0.49	5
	$I_{OL} = 2.7 \text{ mA}$		3 V		0.31	0.33	3
	$I_{OL} = 4 \text{ mA}$		3 V		0.44	0.49	5
I _I D or CLK input	$V_I = GND \text{ to } 3.6 \text{ V}$		0 V to 3.6 V		0.1	0.9	БμΑ
l _{off}	V_I or $V_O = 0 V$ to 3.6 V		0 V		0.2	0.0	β μΑ
ΔI _{of}	V_I or $V_O = 0$ V to 3.6 V		0 V to 0.2 V		0.2	0.0	β μΑ
I _{cc}	$V_I = GND \text{ or } V_{CC} \text{ to } 3.6 \text{ V}, I$	O = 0	0.8 V to 3.6 V		0.5	0.0	μΑ
ΔI _C	$V_I = V_{CC} - 0.6 \text{ V},^{(1)}$	O = 0	3.3 V		40	50	μΑ
C	V V or CND		0 V		1.5		, r
C _i	$V_I = V_{CC}$ or GND		3.6 V	1.5			pF
C _o	V _O = GND		0 V		3		pF

⁽¹⁾ One-input switching



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			V _{cc}	T _A = 25°C	T _A = -4 to 85°	C 0°C	UNIT
				TYP	MIN I	VAX	
			0.8 V			20	
			1.2 V ± 0.1 V			80	
	Clock frequency		1.5 V ± 0.1 V			100	MHz
f _{clock}	Clock frequency		1.8 V ± 0.15 V			140	IVIIIZ
			2.5 V ± 0.2 V			210	
			3.3 V ± 0.3 V			260	
			0.8 V		4.8		
			1.2 V ± 0.1 V		2.2		
	Dulan duration OLK bish on law		1.5 V ± 0.1 V		1.5		
t _w	Pulse duration, CLK high or low		1.8 V ± 0.15 V		1.6		ns
			2.5 V ± 0.2 V		1.7		
			3.3 V ± 0.3 V		1.9		
			0.8 V	2.9	4.2		
			1.2 V ± 0.1 V		1.4		
		5	1.5 V ± 0.1 V		1		
		Data high	1.8 V ± 0.15 V		0.9		
			2.5 V ± 0.2 V		0.7		
			3.3 V ± 0.3 V		0.6		
t _{su}	Setup time before CLK↑		0.8 V	3.5	5.3		ns
			1.2 V ± 0.1 V		1.8		
			1.5 V ± 0.1 V		1.2		
		Data low	1.8 V ± 0.15 V		1.1		
			2.5 V ± 0.2 V		1		
			3.3 V ± 0.3 V		1		
		-	0.8 V	0	0		
			1.2 V ± 0.1 V		0		
	Held the state of COLG	Hold time, data after CLK↑			0		ns
t _h	Hold time, data after CLK↑				0		
			2.5 V ± 0.2 V		0		
			3.3 V ± 0.3 V		0		



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 5 pF$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTBUT)	TO (OUTPUT) V _{CC}	T _A = 25°C			T _A = -40°C to 85°C		UNIT
	(INPUT)	(001701)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		93		90		
			1.2 V ± 0.1 V		199		220		
£.			1.5 V ± 0.1 V		250		230		MHz
f _{max}			1.8 V ± 0.15 V		271		240		IVITZ
			2.5 V ± 0.2 V		280		250		
			3.3 V ± 0.3 V		280		260		
			0.8 V		15.9				
			1.2 V ± 0.1 V	3.7	6.9	11	2.6	13.1	
	CLK	0	1.5 V ± 0.1 V	3	4.8	7.6	2	8.8	ns
t _{pd}	CLK	Q	1.8 V ± 0.15 V	2.4	3.8	6.1	1.5	7.1	
			2.5 V ± 0.2 V	1.8	2.7	4.4	1.1	5	
			3.3 V ± 0.3 V	1.5	2.1	3.6	0.9	4	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, C_L = 10 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	V _{CC}	T	_ = 25°C		T _A = -		UNIT
	(INPUT)	(INPUT) (OUTPUT)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		62		50		
			1.2 V ± 0.1 V		147		160		
			1.5 V ± 0.1 V		189		200		NAL 1-
f _{max}			1.8 V ± 0.15 V		180		240		MHz
			2.5 V ± 0.2 V		260		250		
			3.3 V ± 0.3 V		280		260		
			0.8 V		18				
			1.2 V ± 0.1 V	4.3	7.8	12.3	3.2	14.4	
	OL K	0	1.5 V ± 0.1 V	3.5	5.5	8.4	2.5	9.8	
t _{pd}	CLK	Q	1.8 V ± 0.15 V	2.8	4.4	6.8	1.9	8	ns
			2.5 V ± 0.2 V	2.2	3.2	5	1.5	5.7	
			3.3 V ± 0.3 V	1.8	2.6	4.1	1.3	4.5	

Product Folder Link(s): SN74AUP1G79



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM		V _{cc}	T _A = 25°C			T _A = -40°C to 85°C		UNIT
	(INPUT)	(001701)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		48		30		
			1.2 V ± 0.1 V		112		120		
•			1.5 V ± 0.1 V		151		160		MHz
f _{max}			1.8 V ± 0.15 V		194		220		IVITIZ
			2.5 V ± 0.2 V		248		250		
			3.3 V ± 0.3 V		280		260		
			0.8 V		20.3				
			1.2 V ± 0.1 V	5	8.7	13.6	3.9	15.6	
	CLK	0	1.5 V ± 0.1 V	4.1	6.3	9.3	3.1	10.7	20
t _{pd}	CLK	Q	1.8 V ± 0.15 V	3.3	4	7.6	2.4	8.7	ns
			2.5 V ± 0.2 V	2.6	3.6	5.5	1.9	6.3	
			3.3 V ± 0.3 V	2.2	3	4.5	1.6	5	

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	V	V _{CC}	T _A = 25°C			T _A = -40°C to 85°C		UNIT
	(INPUT)		MIN	TYP	MAX	MIN	MAX		
			0.8 V		24		20		
			1.2 V ± 0.1 V		72		80		
			1.5 V ± 0.1 V		100		100		N 41.1-
f _{max}			1.8 V ± 0.15 V		127		140		MHz
			2.5 V ± 0.2 V		185		210		
			3.3 V ± 0.3 V		266		260		
			0.8 V		27.2				
			1.2 V ± 0.1 V	7	11.5	17.3	5.9	24	
	CLIK	0	1.5 V ± 0.1 V	5.7	8.3	11.8	4.6	15.9	
t _{pd}	CLK	Q	1.8 V ± 0.15 V	4.7	6.7	9.6	3.8	13	ns
			2.5 V ± 0.2 V	3.7	4.9	7	2.9	9	
			3.3 V ± 0.3 V	3.2	4.1	5.8	2.6	7.2	


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
			0.8 V	2.5	
	Power dissipation capacitance		1.2 V ± 0.1 V	2.5	
_		f 40 MHz	1.5 V ± 0.1 V	2.5	~F
C_{pd}		f = 10 MHz	1.8 V ± 0.15 V	2.5	pF
			2.5 V ± 0.2 V	3	
			3.3 V ± 0.3 V	3	




PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Width)



LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L V _M	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}




NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , t_{r}/t_{f} = 3 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	S 1
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V_{CC} = 3.3 V \pm 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
VI	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
V_Δ	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f = 3$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms





24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74AUP1G79DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H79R	Samples
SN74AUP1G79DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H79R	Samples
SN74AUP1G79DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H79R	Samples
SN74AUP1G79DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H79R	Samples
SN74AUP1G79DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H79R	Samples
SN74AUP1G79DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H79R	Samples
SN74AUP1G79DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		(HWF, HWK, HWO, HWR)	Samples
SN74AUP1G79DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HWF, HWK, HWO, HWR)	Samples
SN74AUP1G79DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HWF, HWK, HWO, HWR)	Samples
SN74AUP1G79DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HWO, HWR)	Samples
SN74AUP1G79DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HWO, HWR)	Samples
SN74AUP1G79DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HWO, HWR)	Samples
SN74AUP1G79DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HWR	Samples
SN74AUP1G79DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HWR	Samples
SN74AUP1G79DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HW	Samples
SN74AUP1G79DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HW	Samples
SN74AUP1G79YFPR	ACTIVE	DSBGA	YFP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		(HW2, HWN)	Samples



PACKAGE OPTION ADDENDUM

24-Jan-2013

Orderable Device	Status	Package Type	ackage Type Package Pins		•		Package Qty Eco Plan L		Lead/Ball Finish MSL Peak Temp		Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)			
SN74AUP1G79YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HW7, HWN)	Samples		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G79DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G79DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G79DCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AUP1G79DCKT	SC70	DCK	5	250	180.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
SN74AUP1G79DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G79DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G79DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G79YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1
SN74AUP1G79YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G79DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G79DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G79DCKR	SC70	DCK	5	3000	205.0	200.0	33.0
SN74AUP1G79DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74AUP1G79DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G79DRYR	SON	DRY	6	5000	180.0	180.0	30.0
SN74AUP1G79DSFR	SON	DSF	6	5000	180.0	180.0	30.0
SN74AUP1G79YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0
SN74AUP1G79YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

 Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- $frac{f}{K}$ See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.





NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
 C. SON (Small Outline No-Lead) package configuration.
 D. This package complies to JEDEC MO-287 variation X2AAF.





PLASTIC SMALL OUTLINE NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.


- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
- E. This package is a Pb-free solder ball design. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YFP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.

- E. Reference Product Data Sheet for array population. 2 x 3 matrix pattern is shown for illustration only.
- F. This package contains Pb-free balls.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>