### SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SDLS180 - AUGUST 1979 - REVISED MARCH 1988

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins
- Data Flow-thru Pinout (All Inputs on Opposite Side from Outputs)

### description

These octal buffers and line drivers are designed to have the performance of the popular SN54LS240/ SN74LS240 series and, at the same time, offer a pinout having the inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.


The three-state control gate is a 2-input NOR such that if either  $\overline{G1}$  or  $\overline{G2}$  are high, all eight outputs are in the high-impedance state.

The 'LS540 offers inverting data and the 'LS541 offers true data at the outputs.

The SN54LS540 and SN54LS541 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LS540 and SN74LS541 are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

TYPE	RATED	RATED	TYPICAL POWER				
	<sup>†</sup> OL	<sup>1</sup> OH	DISSIPATION				
	(SINK	(SOURCE	(ENABLED)				
Chic 41 0/	CURRENT)	CURRENT)	'LS540	'LS541			
SN54LS'	12 mA	— 12 mA	92.5 mW	120 mW			
SN74LS'	24 mA	— 15 mA	92.5 mW	120 mW			


### schematics of inputs and outputs




SN54LS540, SN54LS541 J OR W PACKAGE
SN74LS540, SN74LS541 DW OR N PACKAGE
(TOP VIEW)

G1 A1 A2 A3 A4 A5	1 2 3 4 5 6 7	υ	20 19 18 17 16 15		Vc0 G2 Y1 Y2 Y3 Y4	
A4 A5 A6 A7	5 6 7 8		16		Y3	
A8 GND	9 10	)	12 11	B	Y7 Y8	

# SN54LS540, SN54LS541 . . . FK PACKAGE (TOP VIEW)





PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Ī


Copyright © 1988, Texas Instruments Incorporated

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


## SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SDLS180 – AUGUST 1979 – REVISED MARCH 1988


logic symbols<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	 
Input voltage	 
Operating free-air temperature range:	.;
	0°C to 70°C
Storage temperature range	 $\dots - 65^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Voltage values are with respect to the network ground terminal.

2

'LS541



# SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SDLS180 – AUGUST 1979 – REVISED MARCH 1988

### recommended operating conditions

DADAMETED	SN54LS'			SN74LS'			UNIT
PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			- 15	mA
Low-level output current, IOL			12			24	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETER		TEOT OON	ornoust	SN54LS'		,				
	PARAMETER		TEST CON	DITIONS	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level input volt	age			2			2			V
VIL	Low-level input volta	ige					0.6			0.6	V
VIK	Input clamp voltage		VCC = MIN,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
_	Hysteresis (V <sub>T+</sub> -	∨ <sub>T -</sub> )	V <sub>CC</sub> = MIN		0.2	0.4		0.2	0.4		V
	High lovel autout ve		V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	$V_{1H} = 2 V,$ $V_{0H} = -3 mA$	2.4	3.4		2.4	3.4		V
Vон	High-level output vo	itage	$V_{CC} = MIN,$ $V_{1L} = 0.5 V,$	$V_{IH} = 2V,$	2			2			v
VOL	Low-level output vo	tage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	$I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL		lage	$V_{IL} = V_{IL} max$	$l_{OL} = 24 \text{ mA}$					0.35	0.5	v
lozн	Off-state output cur high-level voltage ap		$V_{CC} = MAX,$	$V_0 = 2.7 V$			20			20	
IOZL	Off-state output cur low-level voltage ap		V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>0</sub> = 0.4 V			- 20			- 20	μΑ
11	Input current at max input voltage	kimum	$V_{CC} = MAX,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
ΫН	High-level input curr	ent, any input	$V_{CC} = MAX,$	V <sub>1</sub> = 2.7 V			20			20	μA
h	Low-level input curr	ent	$V_{CC} = MAX,$	$V_1 = 0.4 V$			-0.2			-0.2	mA
los	Short-circuit output	current <sup>§</sup>	V <sub>CC</sub> = MAX		-40		-225	-40		-225	mA
				'LS540		13	25		13	25	
	Supply current	Outputs high	]	'LS541		18	32		18	32	]
100		Outputs low	VCC = MAX, 'LS540	'LS540		24	45		24	45	mA
l'cc		Outputs low Outputs open 'LS541	'LS541		30	52		30	52	] "```	
		All outputs	]	'LS540		30	52		30	52	]
		disabled		'LS541		32	55		32	55	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ . <sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



3

# SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SDLS180 – AUGUST 1979 – REVISED MARCH 1988

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25 \,^{\circ}$ C

PARAMETER		TEST CONDITIONS		'LS540			'LS541			
		1201 00	EST CONDITIONS N		TYP	MAX	MIN	ТҮР	MAX	UNIT
****	Propagation delay time,									
<sup>t</sup> PLH	low-to-high-level output				9	15		9	15	ns
tPHL	Propagation delay time,	$C_{L} = 45  pF$ ,	$R_{L} = 667 \ \Omega,$							
	high-to-low-level output	See Note 2	-		9	15		10	18	ns
<sup>t</sup> PZL	Output enable time to low level				25	38		25	38	ns
tPZH	Output enable time to high level				15	25		20	32	ns
tpLZ	Output disable time from low level	$C_L = 5 pF$ ,	$R_{L} = 667 \ \Omega,$		10	18		10	18	ns
<sup>t</sup> PHZ	Output disable time from high level	See Note 2			15	25		18	29	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

4



#### IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated