
SN54LS266, SN74LS266 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS SDLS151 – DECEMBER 1972 – REVISED MARCH 1988

- Can Be Used as a 4-Bit Digital Comparator
- Input Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL Circuits

Н

н




description

The 'LS266 is comprised of four independent 2-input exclusive-NOR gates with open-collector outputs. The open-collector outputs permit tying outputs together for multiple-bit comparisons.


н

H = high level, L = tow level

logic symbol (each gate)




logic symbol[†]



positive logic: $Y = \overline{A \oplus B} = AB + \overline{AB}$


 $^\dagger \mbox{This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.$

Pin numbers shown are for D, J, N, and W packages.




IAL		0 14	ч vcc
18	2	13	4 B
1YC	3	12	D4A
2Y 🗌	4	11	4 Y
2A 🗌	5	10]3Y
2B 🗋	6	9] 38
GND	7	8	3A

SN54LS266 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

schematic of inputs and outputs



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LS266, SN74LS266 **QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES** WITH OPEN-COLLECTOR OUTPUTS SDLS151 – DECEMBER 1972 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)										,		x				7 V
Input voltage		•						•		•					•	7 V
Operating free-air temperature range: SN54LS266			۰,									!	55°	C t	o 1	25°C
SN74LS266					,								C	°C	to	70°C
Storage temperature range													δ5°	Сt	0 1	50°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SI	154LS2	66	SN	UNIT		
	MIN	MIN NOM MAX MIN M	NOM	MAX			
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			S	N54LS2	66	S	UNIT			
	PARAMETER	TEST CON	MIN	TYP‡	MAX	MIN	түр‡	MAX	UNIT	
VIH	High-level input voltage			2			2		_	V
VIL	Low-level input voltage			1		0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	1 ₁ = -18 mA	1		1.5			-1.5	V
юн	High-level output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} ≈ 2 V, V _{OH} = 5.5 V	1		100			100	μA
Vol	Low-level output voltage	$V_{CC} = MIN,$ $V_{IH} = 2 V,$	1 _{0L} = 4 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level output voltage	VIL = VIL max	IOL = 8 mA					0.35	0.5	
4	Input current at maximum input voltage	V _{CC} = MAX,	V1 = 7 V			0.2			0.2	mA
IIH	High-level input current	V _{CC} = MAX,	VI = 2.7 V			40			40	μA
IFL	Low-level input current	V _{CC} = MAX,	V1 = 0.4 V			-0.8			-0.8	mA
1cc	Supply current	V _{CC} = MAX,	See Note 2		8	13		8	13	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡]All typical values are at V_{CC} = 5 V, T_A = 25 C. NOTE 2: 1_{CC} is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER [§]	FROM (INPUT)	TEST CO	NDITIONS	MIN	түр	MAX	UNIT
^t PLH	A or B	Other input low	$C_{L} = 15 pF$,		18	30	ns
^t PHL		Other input low	$R_L = 2 k\Omega$, See Note 3		18	30	
^t PLH	A or B	Other input high			18	30	ns
tрнl	700	Other input light			18	30	

 ${}^{\$}$ tpLH = propagation delay time, low-to-high-level output

2

tpHL = propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated