PRELIMINARY

3870 MICROCOMPUTER COMPONENTS Serial Control Unit SCU20

FEATURES

- □ Provides programmable remote I/O functions, real time operational capabilities, and standardized network communications on a 40 pin chip.
- Performs preprogrammed functions on command, including:
 - · Byte input and output
 - Bit input and output
 - Set, clear, and toggle selected pins
 - Data access from real time functions
- Performs real time preprogrammed functions, including:
 - Data log on external interrupt, timer, or host control, up to 63 bytes of data
 - Five Event Counters driven from external interrupt, timer or host control
- Up to 24 programmable I/O pins
- □ Allows user to network up to 255 SCUs on a single communications channel
- □ Asynchronous serial data transmission
- □ Selectable Baud rate (300, 1200, 2400, or 9600 Baud)
- Secure, Error resistant data link protocol
- □ Requires single +5 volt supply
- □ Low power (275mW typ)

INTRODUCTION

The SCU20 serial control unit is a preprogrammed MK3873 single chip microcomputer. It is a general purpose remote control/data acquisition unit, with 38 preprogrammed functions available to the user.

Communications with the SCU20 take place over an asynchronous half duplex communications channel at 300, 1200, 2400, or 9600 Baud. The communications protocol is efficient and error resistant, and yet easy to implement on the host system.

SCU20



SCU20 PINOUT Figure 2

| | | - |
|----------|-------|----------------------|
| XTL1 1[| • • | ⊒ 40 v _{cc} |
| XTL2 2 | - | 39 RESET |
| PO-0 3 | 1 | 38 EXT. INT. |
| PO-1 4 | 1 | 37 SERADIN |
| PO-2 5 | - | 36 SRCLK |
| PO-3 6 | - |] 35 SI |
| STROBE 7 | 1 |]34 SO |
| P4-0 8 | - | 33 P5-0 |
| P4-1 9 | - | 32 P5-1 |
| P4-2 10 | SCU20 | 31 P5-2 |
| P4-3 11 | | 30 P5-3 |
| P4-4 12 | 1 | 29 P5-4 |
| P4-5 13 | | 28 P5-5 |
| P4-6 14 | - | 27 P5-6 |
| P4-7 15 | 1 | 26 P5-7 |
| PO-7 16 | - |]25 B0 |
| P0-6 17 | 1 | ☐24 B1 |
| PO-5 18 | | 23 RTS |
| PO-4 19 | | 22 CTS |
| GND 20 | | 21 NC |
| | 1 | |

The SCU20 can be used for both monitoring and control systems where remote intelligence is required. It can be configured to provide many different input/output and data acquisition functions through its 24 I/O pins. Such intelligent functions as Data Log and Event Counters allow many different applications that will not burden the host system with constant update requirements.

FUNCTIONAL PIN DESCRIPTION

The SCU20 is housed in a plastic 40 pin dual in-line package.

Figure 2 shows the location of each pin on the SCU20. The following describes the function of each pin.

SCU20 PINOUT DEFINITION

- XTL1, XTL2 Time base inputs for 3.6864 MHz crystal.
- P0-0 P0-7 SCU20 port 0 (Bidirectional, active low). SCU20 address input or general purpose data port (see SCU20 Address section).
- STROBE Data available strobe for port 4 (output active low).
- P4-0 P4-7 SCU20 port 4 (Bidirectional, active low). General purpose data port.
- P5-0 P5-7 SCU20 port 5 (Bidirectional, active low).

 General purpose data port.
- SRCLK Clock signal generated by internal Baud rate generator.

| SI - | Serial input. Receives serial asynchronous data from the host. |
|-------------------|-----------------------------------------------------------------------------------|
| SO - | Serial output. Transmits serial asynchro- nous data to the host. |
| RTS - | Request to send (output, active low). |
| CTS - | Clear to send (input, active low). |
| RESET - | External reset (input, active low). |
| EXT. INT | External interrupt (input, active low). |
| SERADIN - | Serial address input/address mode (input, active low. See SCU20 Address section). |
| BO, B1 - | Baud rate select. |
| v _{cc} - | Power supply, 5 volts. |
| GND - | Power supply ground. |

SCU2 NETWORK

The SCU2 Network is a serial linked network of devices in the SCU2 family. All communications are via a common serial link using the SCU2 family communications protocol. In this way, a distributed control facility may be easily implemented from standard parts, and controlled by the host computer via the serial link.

Figure 3 illustrates the SCU2 Network.



Each SCU2x in the network has an individual address to which it will respond. All SCU2x devices in the network are slave processors to the host, and are unable to initiate communications except in response to the host.

When the system is initialized, all SCU2x devices are in the listen mode, and are performing no functions. The host will issue an inquiry command to each device. Once all devices have been queried, the host will issue commands to each device to set up the particular operational parameters required of it. When this has been done, the host may then use the devices to control equipment, measure values, etc., by issuing commands and receiving responses.

Unless issuing a response, the SCU2x is always in the listen mode. If a command has been sent to an SCU2x, a response is expected within a specific time period. If none is forthcoming, it means that the command transmitted was not successfully received by the device. In this case, the host must take steps either to notify the operator or to retransmit the command.

If a system error occurs in the host, it may suspend operation of the entire network by transmitting the network reset command which causes all devices to be reset. This is

SCU20 ADDRESS ESTABLISHMENT Figure 4

the only command that does not require a specific SCU2x address as part of the command. It uses the system reset address which is recognized by each device.

SCU20 ADDRESS

The address to which the SCU20 responds may be established in one of two ways.

The first mode is the <u>Direct Strapped Address</u> mode, and is enabled by tying the <u>SERADIN</u> pin directly to ground. In this mode, the SCU20 address is strapped at port 0. Because of this, port 0 is not available as a general purpose I/O port.

The second mode is the Serial Address Input mode. The SERADIN pin is used to input the address as a serial 8-bit stream from a shift register. SRCLK is used as a shift clock for this operation. The STROBE signal is used at initialization time to cause the address to be loaded into the shift register before shifting begins. In the Serial Address mode, port 0 becomes available for use as a general purpose data I/O port.

Figure 4 illustrates both methods of establishing the SCU20 address.



SCU20 COMMUNICATIONS

The SCU20 communicates with the host computer over a half duplex asynchronous serial link. The communications protocol is simple, yet error resistant.

The general form of the communication message is as follows:

| HDR | ADDR | CMD | DATA | DATA | LRC |
|-----|------|-----|------|------|-----|
| | | | | | |

- HDR Message header. Hex '01' indicates a command message from the host; Hex '02' indicates a response from the SCU20.
- ADDR SCU20 Address. Indicates which SCU20 the message is for, or originates from.
- CMD Command. Indicates the function to be performed.
- DATA Any data that may be required by the particular command.
- LRC Linear Redundancy Check.

| Msg. "A" | 214 Bit Times Message Separation | Msg. "B" | | |
|----------|-------------------------------------|----------|--|--|
| Byte m | < 8 Bit Times Byte Separation | Bvte m+1 | | |

Messages are to be transmitted in block mode, with a message separation of at least 14 bit times. Interbyte separations should be no more than 8 bit times within a message.

A message from the host to the SCU20 will generate a response if there is no transmission error. If any transmission error is detected, no response will be made.

Possible transmission errors are LRC errors, parity errors, interbyte separation errors, or intermessage separation errors.

BAUD RATE SELECTION

The serial Baud rate is selected by a strapped option on the SCU20. Those options are listed below:

| BAUD RATE | <u>B0 (Pin 25)</u> | <u>B1 (Pin 24)</u> | | |
|-----------|--------------------|--------------------|--|--|
| 300 | Low | Low | | |
| 1200 | Low | High | | |
| 2400 | High | Low | | |
| 9600 | High | High | | |

MODEM SIGNALS

RTS and CTS are provided to facilitate handshaking with modems. Just prior to responding to a valid command, RTS will go to logic 1, indicating that the SCU20 is ready to send data back to the host. CTS is an input to the SCU20 that is tested after RTS goes active to determine if the SCU20 may begin transmitting data.

PARALLEL I/O PORTS

The SCU20 has a minimum of 2 parallel I/O ports and a maximum of 3 available for general use, depending on the address selection mode chosen. For each of these ports, there exist 2 registers that control and modify the I/O to and from the ports. These are the Data Direction Register (DDR) and the Mask Register(MR).

The Data Direction Register defines the usage of each pin in the port. If a bit is set to 0, then the corresponding pin is used as input. If a bit is set to 1, then the corresponding pin is used as an output. When a port is read, all bits are sampled for input whether or not they are marked for input. When a port is written to, however, only those pins declared as output will be modified.

The Mask Register provides a data mask that may be applied to the input data before transmission to the master. The mask is established once and may be used repeatedly before being changed by establishing a new mask value. If a pin is to be available upon read, the corresponding bit in the mask register is set to 1, while a pin that is to be masked out will have its mask bit set to 0.

SCU20 PREPROGRAMMED FUNCTIONS

The SCU20 has a variety of preprogrammed functions available to the user. Each of these functions addresses a different general area of application such that the SCU20 is truly a general purpose device.

PORT COMMANDS

There are several commands which allow the host to manipulate the 8-bit general purpose I/O ports. The host may load data into any one or all of the ports, may read any or all of the ports with or without a mask, may read with a new mask, or may read using the last defined mask. When data is loaded, the resulting port state is returned in the response message.

LOGIC COMMANDS

In addition to performing data I/O with the ports, the host may perform logical operations with the ports and data from the host. These commands allow the host to AND, OR, or Exclusive OR (XOR) data with any or all of the ports, and output the result to the ports. The resultant output is returned in the command response message.

BIT COMMANDS

These commands allow the host to SET, CLEAR, TEST, or TOGGLE bits in the ports by specifying bit number (0 - 24). Any pin that is declared as an input will not be changed.

EVENT COUNTERS

There are 5 Event Counters defined in SCU20. They are 16 bit up counters, and are driven by the timer, the external interrupt, or by host command. They may be used as simple event counters, or may be used in conjunction with the Data Log, and Pulse functions.

DATA LOG

The Data Log function allows the user to command the SCU20 to log data from the ports specified in the command, and store the data in the on-board RAM. Up to 63 bytes of data may be accumulated in the log, and may be captured on external interrupt, timer, or host command through use of an Event Counter.

Data from the Log is transmitted back to the host in a single read command burst.

CONTROL COMMANDS

SCU20 COMMANDS

Figure 5

There are several commands to control the SCU20 as well

as the entire SCU2 network. These commands provide the host with the ability to query each individual SCU2x on the network for its type, the last message it sent, and for detailed error codes. In addition, there are commands that allow the host to reset an individual device, or to cause the entire SCU2 network to reset with a single command.

ERROR PROCESSING

The SCU20 does not provide a "negative acknowledge" response to command stream errors. Those errors are parity errors, LRC errors, unidentifiable commands, overrun, or violation of the separation specifications as described earlier.

In some cases, the SCU20 will provide error response to functional errors in commands that have been recognized. This response will be either a "NAK0" or a "NAK3" as specified for the command. "NAK0" is the hex value H'FB', and "NAK3" is the hex value H'FE'.

| H'2' | ADDR | H'FB' | or | H'FE' | LRC |
|------|------|-------|----|-------|-----|
| | | | | | |

SCU20 COMMANDS

Figure 5 gives a complete list of the commands and functions available to the SCU20. For a full description of these commands and their use, refer to the SCU20 Operations Manual.

| FUNCTION | COMMAND CODES | # DATA BYTES (CMD) | # DATA BYTES (RESP) | ERR COD RET |
|-------------------------------------|------------------|----------------------------|---------------------------|-------------------|
| ** PORT CO | OMMANDS ** | | | |
| Load Data Direction Registers | 1E | 3 | 0 | - |
| Load Port (0, 4, 5) | 00,01,02 | 1 | 1 | - |
| Load All Ports | 03 | 3 | 3 | |
| Read Port (0, 4, 5) | 04,05,06 | 0 | 1 | - |
| Read All Ports | 07 | 0 | 3 | - |
| Read Port Masked, Mask Provided | 08,09,0A | 1 | 1 | - |
| Read All Ports, Masks Provided | OB | 3 | 3 | - |
| Read Port using Previous Mask | OC,0D,0E | 0 | 1 | - |
| Read All Ports using Previous Masks | OF | 0 | 3 | - |

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

| emperature Under Bias | ,C |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| torage Temperature | 'n |
| /oltage on any Pin With Respect to Ground | |
| Except open drain pins and TEST) | v |
| /oltage on TEST with Respect to Ground1.0 V to + 9 | V |
| /oltage on Open Drain Pins With Respect to Ground | v |
| Power Dissipation | v |
| wer Dissipation by any one I/O pin ² | N |
| wer Dissipation by all I/O pins 2 | N |
| Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rati conditions for extended periods may affect device reliability. | ng |

OPERATING VOLTAGES AND TEMPERATURES

| Operating Voltage V _{CC} | +5 V \pm 10% |
|--------------------------------------|----------------|
| Operating Temperature T _A | |

AC CHARACTERISTICS

 T_A , V_{CC} within specified operating range. I/O Power Dissipation \leq 100 mW (Note 2)

| SIGNAL | SYM | PARAMETER | MIN | MAX | UNIT | NOTES |
|--------------|--------------------|------------------------------------------------|-----------------------------------------|--------------|------|--------------------------------------|
| XTL1 XTL2 | to | Time Base Period, all clock modes | 250 | 500 | ns | 4 MHz - 2 MHz 3.6864 required for |
| | t _{ex(H)} | External clock pulse width high | 90 | 400 | ns | standard baud |
| | tex(L) | External clock pulse width low | 100 | 400 | ns | frequencies |
| Φ | t _Φ | Internal | 2t ₀ | | | |
| STROBE | t _{I∕O-s} | output valid to STROBE delay | 3t⊅ -1000 | 3t⊅ +250 | ns | I/O load = 50 pF + 1 TTL load |
| | t _{sL} | STROBE low time | 8t⊅ -250 | 12tФ +250 | ns | STROBE load = 50 pF + 3TTL loads |
| RESET | t _{RH} | RESET hold time, low | 6tΦ +750 | | ns | |
| | ^t RPOC | RESET hold time, low for power clear | power supply rise time +0.1 | | ms | |
| EXT INT | t _{EH} | EXT INT hold time in active and inactive state | 6tΦ +750 | | ns | To trigger interrupt |

CAPACITANCE

 $T_A = 25^{\circ}C$ All Part Numbers

| SYM | PARAMETER | MIN | MAX | UNIT | NOTES |
|------------------|----------------------------------------|------|------|------|-----------------------------|
| C _{IN} | Input capacitance; I/O, RESET, EXT INT | | 10 | pF | unmeasured pins grounded |
| C _{XTL} | Input capacitance; XTL1, XTL2 | 23.5 | 29.5 | pF | |

AC CHARACTERISTICS FOR SERIAL I/O PINS

 $T_{A^{\prime}}$ V_{CC} within specified operating range. I/O Power Dissipation \leq 100 mW (Note 2)

| SIGNAL | SYM | PARAMETER | MIN | MAX | UNIT | CONDITIONS |
|--------|------------------------|------------------------|-----|-----|------|------------------------------------------|
| SRCLK | ^t r(SRCLK) | Serial Clock Rise Time | 60 | | ns | 0.8 V - 2.0 V C _L = 100 pf |
| | t _i (SRCLK) | Serial Clock Fall Time | 30 | | ns | 2.4 V - 0.4 V C _L = 100 pf |

DC CHARACTERISTICS

 $T_{A^{\prime}}$ V_{CC} within specified operating range. I/O Power Dissipation \leq 100 mW (Note 2)

| SYM | PARAMETER | MIN | MAX | UNIT | DEVICE |
|----------------|------------------------------|-----|-----|------|-----------------------|
| lcc | Average Power Supply Current | | 103 | mA | SCU20 Outputs Open |
| P _D | Power Dissipation | | 485 | mW | SCU20 Outputs Open |

DC CHARACTERISTICS

 T_A , V_{CC} within specified operating range I/O Power Dissipation \leq 100 mW (Note 2)

| SYM | PARAMETER | MIN | MAX | UNIT | CONDITIONS |
|--------------------|----------------------------------------------------------------------|------|-----------|----------|----------------------------------------------------|
| VIHEX | External Clock input high level | 2.4 | 5.8 | v | |
| V _{ILEX} | External Clock input low level | 3 | .6 | v | |
| I _{IHEX} | External Clock input high current | | 100 | μΑ | V _{IHEX} = V _{CC} |
| I _{ILEX} | External Clock input low current | | -100 | μA | V _{ILEX} = V _{SS} |
| V _{IHI/O} | I/O input high level | 2.0 | 5.8 | V | standard pull-up (1) |
| | | 2.0 | 13.2 | V | open drain (1) |
| V _{IHR} | Input high level, RESET | 2.0 | 5.8 | V | standard pull-up (1) |
| | | 2.0 | 13.2 | V | No pull-up |
| V _{IHEI} | Input high level, EXT INT | 2.0 | 5.8 | V | standard pull-up (1) |
| | ю | 2.0 | 13.2 | V | No pull-up |
| V _{IL} | I/O ports, RESET ¹ , EXT INT ¹ input low level | 3 | .8 | V | (1) |
| 1 _{IL} | Input low current, I/O ports and EXT IN | | -1.6 | mA | V _{IN} = 0.4 V |
| IL. | Input leakage current, RESET input | | +10 -5 | μΑ μΑ | V _{IN} = 13.2 V V _{IN} = 0.0V |
| I _{ОН} | Output high current, I/O ports | -100 | | μΑ | V _{OH} = 2.4 V |
| | | -30 | | μA | V _{OH} = 3.9 V |
| I _{OL} | Output low current, I/O ports | 1.8 | | mA | V _{OL} = 0.4 V |
| I _{OHS} | STROBE Output High current | -300 | | μA | V _{OL} = 2.4 V |
| I _{OLS} | STROBE output low current | 5.0 | | mA | V _{OL} = 0.4 V |

DC CHARACTERISTICS FOR SERIAL PORT I/O PINS

 $T_{A^{\prime}}$ V_{CC} within specified operating range I/O Power Dissipation \leq 100 mW (Note 2)

| SYM | PARAMETER | MIN | MAX | UNIT | TEST CONDITIONS |
|-------------------|----------------------------|-------------|------|----------|----------------------------------------------------|
| V _{IHS} | Input High for SI | 2.0 | 5.8 | V | |
| V _{ILS} | Input Low level for SI | 3 | .8 | V | |
| I _{ILS} | Input low current for SI | | -1.6 | mA | V _{IL} = 0.4 V |
| I _{онso} | Output High Current SO | -100 -30 | | μΑ μΑ | V _{OH} = 2.4 V V _{OL} = 3.9 V |
| IOLSO | Output Low Current SO | 1.8 | | mA | V _{OL} = 0.4 V |
| IOHSRC | Output High Current, SRCLK | -300 | | μA | V _{OH} = 2.4 V |
| IOLSRC | Output Low Current, SRCLK | 5.0 | | mA | V _{OL} = 0.4 V |

NOTES

1. RESET and EXT INT have internal Schmitt triggers giving minimum .2 V hysteresis.

2. Power dissipation for I/O pins is calculated by $\Sigma(V_{CC} - V_{IL})(|I_{IL}|) + \Sigma(V_{CC} - V_{OH})(|I_{OH}|) + \Sigma(V_{OL})(|I_{OL}|)$

AC TIMING DIAGRAM Figure 6



Note: All AC measurements are referenced to V_{IL} max., V_{IH} min., V_{OL} (.8v), or V_{OH} (2.0v).





ORDERING INFORMATION

An example of the device order number is shown below.

