### High-Performance 8-Bit CMOS Single-Chip Microcontroller

SAB 80C515A / 83C515A-5

**Preliminary** 

SAB 83C515A-5 Microcontroller with factory mask-programmable ROM

SAB 80C515A Microcontroller for external ROM

• SAB 80C515A / 83C515A-5, up to 18 MHz operation frequency

• 32 K × 8 ROM (SAB 83C515A-5 only, ROM-Protection available)

● 256 × 8 on-chip RAM

Additional 1 K × 8 on-chip RAM (XRAM)

Superset of SAB 80C51 architecture:

1  $\mu$ s instruction cycle time at 12 MHz

666 ns instruction cycle time at 18 MHz

256 directly addressable bits

Boolean processor

64 Kbyte external data and program memory addressing

- Three 16-bit timer/counters
- Versatile "fail-safe" provisions
- Twelve interrupt vectors, four priority levels selectable
- Genuine 10-bit A/D converter with 8 multiplexed inputs
- Full duplex serial interface with programmable Baudrate-Generator
- Functionally compatible with SAB 80C515
- Extended power saving mode
- Fast Power-On Reset
- Seven ports: 48 I/O lines, 8 input lines
- Two temperature ranges available:


0 to 70 °C (T1)

- 40 to 85 °C (T3)
- Plastic packages: P-LCC-68 and P-MQFP-80

The SAB 80C515A/83C515A-5 is a high-end member of the Siemens SAB 8051 microcontroller family. It is designed in Siemens ACMOS technology and based on the SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.

While maintaining all the SAB 80C515 features and operating characteristics the SAB 80C515A/83C515A-5 contains more on-chip RAM/ROM. Furthermore a new 10-bit A/D-Converter is implemented as well as extended security mechanisms. The SAB 80C515A is identical with the SAB 83C515A-5 except that it lacks the on-chip program memory. The SAB 80C515A / 83C515A-5 is supplied in a 68-pin plastic leaded chip carrier package (P-LCC- 68) and in a 80-pin plastic metric quad flat package (P-MQFP-80).

Versions for extended temperature range – 40 to + 110 °C are available on request.




### **Ordering Information**

Туре	Ordering Code	Package	Description 8-Bit CMOS microcontroller
SAB 80C515A-N18	Q67120-C0581	P-LCC-68	for external memory, 18 MHz
SAB 83C515A-5N18	Q67120-DXXXX	P-LCC-68	with mask-programmable ROM, 18 MHz
SAB 80C515A-N18-T3	Q67120-C0784	P-LCC-68	for external memory, 18 MHz ext. temperature – 40 to + 85 °C
SAB 83C515A-5N18-T3	Q67120-DXXXX	P-LCC-68	with mask-programmable ROM, 18 MHz ext. temperature – 40 to + 85 °C
SAB 80C515A-M18-T3	Q67120-C0851	P-MQFP-80	for external memory, 18 MHz ext. temperature – 40 to + 85 °C
SAB 83C515A-5M18-T3	Q67120-DXXXX	P-MQFP-80	with mask-programmable ROM, 18 MHz ext. temperature – 40 to + 85 °C

Notes: Versions for extended temperature range – 40 to + 110 °C on request.


The ordering number of ROM types (DXXXX extension) is defined after program release (verification) of the customer.




**Logic Symbol** 

The pin functions of the SAB 80C515A are identical with those of the SAB 80C515 with following exception:

Pin	SAB 80C515A	SAB 80C515
68	HWPD	V <sub>CC</sub>
1	P0.4/ADST	P4.0
4	PE/SWD	PE



**Pin Configuration** (P-LCC-68)



### **Pin Configuration**

(P-MQFP-80)

### **Pin Definitions and Functions**

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
P4.0-P4.7	1-3, 5-9	72-74, 76-80	I/O	Port 4 is an 8-bit bidirectional I/O port with internal pull-up resistors. Port 4 pins that have 1's written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (/ IL, in the DC characteristics) because of the internal pull-up resistors. P4 also contains the external A/D converter control pin. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary function assigned to port 6:  — ADST(P4.0): external A/D converter start pin
PE/SWD	4	75		Power saving mode enable/Start Watchdog Timer A low level on this pin allows the software to enter the power down, idle and slow down mode. In case the low level is also seen during reset, the watchdog timer function is off on default.  Use of the software controlled power saving modes is blocked, when this pin is held on high level. A high level during reset performs an automatic start of the watchdog timer immediately after reset.  When left unconnected this pin is pulled high by a weak internal pull-up resistor.
RESET	10	1	I	Reset pin A low level on this pin for the duration of two machine cycles while the oscillator is running resets the SAB 80C515A. A small internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$
V <sub>AREF1</sub>	11	3		Reference voltage for the A/D converter
$V_{AGND}$	12	4		Reference ground for the A/D converter

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function	
P6.7-P6.0	13-20	5-12	1	D converter. Polinput, if voltage the specification	rectional input port to the A/ rt pins can be used for digital e levels simultaneously meet s high/low input voltages, and tiplexed analog inputs.
P3.0-P3.7	21-28	15-22	I/O	pullup resistors. written to them a pullup resistors, as inputs. As inputs as inputs. As inputs the DC character pullup resistors. interrupt, timer, memory strober options. The outsecondary functione (1) for that its secondary function of port 3, as follows.	
				- K × D (P3.0):	serial port's receiver data input (asynchronous) or data input/output (synchronous)
				- T × D (P3.1):	serial port's transmitter data output (asynchronous) or clock output (synchronous)
				- ĪNT0(P3.2):	interrupt 0 input/timer 0 gate control input
				- INT1(P3.3):	interrupt 1 input/timer 1 gate control input
				- T0 (P3.4):	counter 0 input
				– T1 (P3.5):	counter 1 input
				- WR(P3.6):	the write control signal latches the data byte from port 0 into the external data memory
				- RD(P3.7):	the read control signal enables the external data memory to port 0

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function	
P1.7 - P1.0	29-36	24-31	I/O	pullup resistors. Port written to them are pupullup resistors, and as inputs. As inputs, externally pulled lower the DC characteristics pullup resistors. The order address byte diverification. Port 1 als timer, clock, capture are used by various of corresponding to a set be programmed to a contract to the programmed	ulled high by the internal in that state can be used port 1 pins being will source current (I <sub>IL</sub> in s) because of the internal port is used for the low-uring program so contains the interrupt, and compare pins that options. The output latch econdary function must one (1) for that function to housed for the compare indary functions are
				- ĪNT3/CC0 (P1.0):	interrupt 3 input / compare 0 output / capture 0 input
				- INT4/CC1 (P1.1):	interrupt 4 input / compare 1 output / capture 1 input
			X	- INT5/CC2 (P1.2):	interrupt 5 input / compare 2 output / capture 2 input
				- INT6/CC3 (P1.3):	interrupt 6 input / compare 3 output / capture 3 input
			1,3	- <del>INT2</del> (P1.4):	interrupt 2 input
				- T2EX (P1.5):	timer 2 external reloadtrigger input
			63	- CLKOUT (P1.6):	system clock output
				– T2 (P1.7):	counter 2 input
XTAL2	39	36			oscillator amplifier and lock generator circuits.

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
XTAL1	40	37		XTAL1 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clokking circuitry is divided down by a divide-bytwo flip-flop. Minimum and maximum high and low times and rise/fall times specified in the AC characteristics must be taken into account.
P2.0-P2.7	41-48	38-45	I/O	is an 8-bit bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX@DPTR). In this application it uses strong internal pullup resistors when issuing 1's. During accesses to external data memory that use 8-bit addresses (MOVX@Ri), port 2 issues the contents of the P2 special function register.
PSEN	49	47	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. The signal remains high during internal program execution.
ALE	50	48	0	The Address Latch enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periods, except during an external data memory access.

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
EA	51	49	I	External Access Enable When held high, the SAB 80C515A executes instructions from the internal ROM as long as the PC is less than 32768. When held low, the SAB 80C515A fetches all instructions from external program memory. For the SAB 80C515A this pin must be tied low.
P0.0-P0.7	52-59	52-59	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1's. Port 0 also outputs the code bytes during program verification in the SAB 80C515A. External pullup resistors are required during program verification.
P5.7-P5.0	60-67	60-67	I/O	Port 5 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 5 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current (I <sub>IL</sub> in the DC characteristics) because of the internal pullup resistors.
HWPD	68	69	I	Hardware Power Down A low level on this pin for the duration of one machine cycle while the oscillator is running resets the SAB 80C515A. A low level for a longer period will force the part to Power Down Mode with the pins floating. (see table 5)
V <sub>CC</sub>	37	32, 33	_	Supply voltage during normal, idle, and power-down operation.
$\overline{V_{SS}}$	38	34, 35	_	Ground (0 V)
N.C.	-	2, 13, 14, 23, 46, 50, 51, 68, 70, 71		Not connected These pins of the P-MQFP-80 package must not be connected.




Figure 1 Block Diagram

### **Functional Description**

The SAB 80C515A is based on 8051 architecture. It is a fully compatible member of the Siemens SAB 8051/80C51 microcontroller family being an significantly enhanced SAB 80C515. The SAB 80C515A is therefore code compatible with the SAB 80C515.

Having an 8-bit CPU with extensive facilities for bit-handling and binary BCD arithmetics the SAB 80C515A is optimized for control applications. With a 18 MHz crystal, 58 % of the instructions are executed in 666.67 ns.

While maintaining all architectural and operational characteristics of the SAB 80C515 the SAB 80C515A incorporates more on-chip RAM. A new 10-bit A/D-Converter is implemented as well as an oscillator watchdog unit. Also the maximum operating frequency of 18 MHz is higher than at the SAB 80C515.

With exception of the ROM sizes both parts are identical. Therefore the therm SAB 80C515A refers to both versions within this specification unless otherwise noted.

### **Memory Organisation**

According to the SAB 8051 architecture, the SAB 80C515A has separate address spaces for program and data memory. Figure 2 illustrates the mapping of address spaces.




Figure 2 Memory Map

### **Program Memory ('Code Space')**

The SAB 83C515A-5 has 32 Kbyte of on-chip ROM, while the SAB 80C515A has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin  $\overline{\text{EA}}$  determines whether program fetches below address  $8000_{H}$  are done from internal or external memory.

As a new feature the SAB 83C515A-5 offers the possibility of protecting the internal ROM against unauthorized access. This protection is implemented in the ROM-Mask. Therefore, the decision ROM-Protection 'yes' or 'no' has to be made when delivering the ROM-Code. Once enabled, there is no way of disabling the ROM-Protection.

Effect: The access to internal ROM done by an externally fetched MOVC instruction is disabled. Nevertheless, an access from internal ROM to external ROM is possible.

To verify the read protected ROM-Code a special ROM-Verify-Mode is implemented. This mode also can be used to verify unprotected internal ROM.

ROM -Protection	ROM-Verification Mode (see 'AC Characteristics')	Restrictions
no	ROM-Verification Mode 1 (standard 8051 Verification Mode) ROM-Verification Mode 2	-
yes	ROM-Verification Mode 2	<ul> <li>standard 8051</li> <li>Verification Mode is disabled</li> <li>externally applied MOVC accessing internal ROM is disabled</li> </ul>

### Data Memory ('Data Space')

The data memory space consists of an internal and an external memory space. The SAB 80C515A contains another 1 Kbyte on On-Chip RAM additional to the 256-bytes internal RAM of the base type SAB 80C515. This RAM is called XRAM ('extended RAM') in this document.

### **External Data Memory**

Up to 64 Kbyte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions in combination with registers R0 and R1 can be used. A 16-bit external memory addressing is supported by a 16-bit datapointer. Registers XPAGE and SYSCON are controlling whether data fetches at addresses F800<sub>H</sub> to FBFF<sub>H</sub> are done from internal XRAM or from external data memory.

### **Internal Data Memory**

The internal data memory is divided into four physically distinct blocks:

- the lower 128 bytes of RAM including four register banks containing eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area.
- a 1 K × 8 area which is accessed like external RAM (MOVX-instructions), implemented on chip at the address range from F800<sub>H</sub> to FBFF<sub>H</sub>. Special Function Register SYSCON controls whether data is read from or written to XRAM or external RAM.

A map of the internal data memory is shown in figure 2. The overlapping address spaces of the standard internal data memory (256 byte) are accessed by different addressing modes (see User's Manual SAB 80C515). The stack can be located anywhere in the internal data memory.

### Architecture of the XRAM

The contents of the XRAM is not affected by a reset or HW Power Down. After power-up the contents is undefined, while it remains unchanged during and after a reset or HW Power Down if the power supply is not turned off.

The additional On-Chip RAM is logically located in the "external data memory" range at the upper end of the 64 Kbyte address range  $(F800_H\text{-}FBFF_H)$ . Nevertheless when XRAM is enabled the address range  $F800_H$  to  $FFFF_H$  is occupied. This is done to assure software compatibility to SAB 80C517A. It is possible to enable and disable (only by reset) the XRAM. If it is disabled the device shows the same behaviour as the parts without XRAM, i.e. all MOVX accesses use the external bus to physically external data memory.

### Accesses to XRAM

Because the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM.

**Note:** If a reset occurs during a write operation to XRAM, the effect on XRAM depends on the cycle which the reset is detected at (MOVX is a 2-cycle instruction):

Reset detection at cycle 1: The new value will not be written to XRAM. The old value

is not affected.

Reset detection at cycle 2: The old value in XRAM is overwritten by the new value.

### Accesses to XRAM using the DPTR

There are a Read and a Write instruction from and to XRAM which use one of the 16-bit DPTR for indirect addressing. The instructions are:

MOVX A, @DPTR (Read)

MOVX @DPTR, A (Write)

Normally the use of these instructions would use a physically external memory. However, in the SAB 80C515A the XRAM is accessed if it is enabled and if the DPTR points to the XRAM address space (DPTR  $\geq$  F800<sub>H</sub>).

### Accesses to XRAM using the Registers R0/R1

The 8051 architecture provides also instructions for accesses to external data memory range which use only an 8-bit address (indirect addressing with registers R0 or R1). The instructions are:

MOVX A, @Ri (Read)

MOVX @Ri, A (Write)

In application systems, either a real 8-bit bus (with 8-bit address) is used or Port 2 serves as page register which selects pages of 256-byte. However, the distinction, whether Port 2 is used as general purpose I/O or as "page address" is made by the external system design. From the device's point of view it cannot be decided whether the Port 2 data is used externally as address or as I/O data!

Hence, a special page register is implemented into the SAB 80C515A to provide the possibility of accessing the XRAM also with the MOVX @Ri instructions, i.e. XPAGE serves the same function for the XRAM as Port 2 for external data memory.

Addr. 91 <sub>H</sub>									XPAGE
-----------------------	--	--	--	--	--	--	--	--	-------

The reset value of XPAGE is  $00_{H}$ . XPAGE can be set and read by software.

The register XPAGE provides the upper address byte for accesses to XRAM with MOVX @Ri instructions. If the address formed from XPAGE and Ri is less than the XRAM address range, then an external access is performed. For the SAB 80C515A the contents of XPAGE must be greater or equal than F8<sub>H</sub> in order to use the XRAM. Of course, the XRAM must be enabled if it shall be used with MOVX @Ri instructions.

Thus, the register XPAGE is used for addressing of the XRAM; additionally its contents are used for generating the internal XRAM select. If the contents of XPAGE is less than the XRAM address range then an external bus access is performed where the upper address byte is provided by P2 and not by XPAGE!

Therefore, the software has to distinguish two cases, if the MOVX @Ri instructions with paging shall be used:

a) Access to XRAM: The upper address byte must be written to XPAGE or P2;

both writes selects the XRAM address range.

b) Access to external memory: The upper address byte must be written to P2; XPAGE will

be loaded with the same address in order to deselect the

XRAM.

### Control of XRAM in the SAB 80C515A

There are two control bits in register SYSCON which control the use and the bus operation during accesses to the additional On-Chip RAM (XRAM).

### **Special Function Register SYSCON**

Addr. 0B1 <sub>H</sub>							XMAP1	XMAP0	SYSCON
------------------------	--	--	--	--	--	--	-------	-------	--------

Global enable/disable bit for XRAM memory.
XMAP0 =0: The access to XRAM (= On-Chip XDATA memory) is enabled.  XMAP0 = 1: The access to XRAM is disabled. All MOVX accesses are
performed by the external bus (reset state).
Control bit for / RD/WRsignals during accesses to XRAM; this bit has no effect if XRAM is disabled (XMAP0 = 1) or if addresses exceeding the XRAM address range are used for MOVX accesses.  XMAP1 = 0: The signals RD and WR are not activated during accesses to XRAM.  XMAP1 = 1: The signals RD and WR are activated during accesses to XRAM.

### Reset value of SYSCON is XXXX XX01B.

The control bit XMAP0 is a global enable/disable bit for the additional On-Chip RAM (XRAM). If this bit is set, the XRAM is disabled, all MOVX accesses use external memory via the external bus. In this case the SAB 80C515A does not use the additional On-Chip RAM and is compatible with the types without XRAM.

XMAP0 is hardware protected by an unsymmetric latch. An unintentional disabling of XRAM could be dangerous since indeterminate values would be read from external bus. To avoid this the XMAP-bit is forced to '1' only by reset. Additionally, during reset an internal capacitor is loaded. So after reset state XRAM is disabled. Because of the load time of the capacitor XMAP0-bit once written to '0' (that is, discharging capacitor) cannot be set to '1' again by software. On the other hand any distortion (software hang up, noise, ...) is not able to load this capacitor, too. That is, the stable status is XRAM enabled. The only way to disable XRAM after it was enabled is a reset.

The clear instruction for XMAP0 should be integrated in the program initialization routine before XRAM is used. In extremely noisy systems the user may have redundant clear instructions.

The control bit XMAP1 is relevant only if the XRAM is accessed. In this case the external RD and WR signals at P3.6 and P3.7 are not activated during the access, if XMAP1 is cleared. For debug purposes it might be useful to have these signals and the addresses at Ports 0.2 available. This is performed if XMAP1 is set.

The behaviour of Port 0 and P2 during a MOVX access depends on the control bits in register SYSCON and on the state of pin  $\overline{EA}$ . The table 1 lists the various operating conditions. It shows the following characteristics:

- a) Use of P0 and P2 pins during the MOVX access.
  - Bus: The pins work as external address/data bus. If (internal) XRAM is accessed, the data written to the XRAM can be seen on the bus in debug mode.
  - I/O: The pins work as Input/Output lines under control of their latch.
- b) Activation of the RD and WR pin during the access.
- c) Use of internal or external XDATA memory.

The shaded areas describe the standard operation as each 80C51 device without on-chip XRAM behaves.

Behaviour of P0/P2 and RD/WR during MOVX accesses

			<u>EA</u> = 0			<u>EA</u> = 1
			XMAP1, XMAP0			XMAP1, XMAP0
		00	10	X	00	10
MOVX @DPTR	DPTR < XRAM address range	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used
)	DPTR ≥ XRAM address range	a) P0/P2→BUS (WR-Data only) b) RD/WR inactive c) XRAM is used	a) PO/P2→BUS (WR-Data only) b) RD/WR active c) XRAM is used	a) P0/P2→Bus b) RD/WR active c) ext. memory is used	a) P0/P2→I/0 b) RD/WR inactive c) XRAM is used	a) P0/P2→BUS (WR-Data only) b) RD/WR active c) XRAM is used
MOVX @Ri	XPAGE < XRAM addr. page range	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used
	XPAGE ≥ XRAM addr. page range	a) P0/P2→BUS (WR-Data only) P2→I/0 b) RD/WR inactive c) XRAM is used	a) PO/P2→BUS (WR-Data only) P2→I/0 b) RD/WR active c) XRAM is used	a) P0→Bus P2→I/0 b) RD/WR active c) ext. memory is used	a) P0/P2→I/0 b) <u>RD/WR</u> inactive c) XRAM is used	a) P0→BUS (WR-Data only) P2→I/0 b) RD/WR active c) XRAM is used

modes compatible to 8051 - family

### **Special Function Registers**

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. All special function registers are listed in table 2 and table 3.

In table 2 they are organized in numeric order of their addresses. In table 3 they are organized in groups which refer to the functional blocks of the SAB 80C515A.

Table 2
Special Function Register

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 <sub>H</sub>	<b>P0</b> 1)	0FF <sub>H</sub>	98 <sub>H</sub>	SOCON 1)	00 <sub>H</sub>
81 <sub>H</sub>	SP	07 <sub>H</sub>	99 <sub>H</sub>	SBUF	XX <sub>H</sub> <sup>2)</sup>
82 <sub>H</sub>	DPL	00 <sub>H</sub>	9A <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
83 <sub>H</sub>	DPH	00 <sub>H</sub>	9B <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
84 <sub>H</sub>	(WDTL)		9C <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
85 <sub>H</sub>	(WDTH)		9D <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
86 <sub>H</sub>	WDTREL	00 <sub>H</sub>	9E <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
87 <sub>H</sub>	PCON	00 <sub>H</sub>	9F <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
88 <sub>H</sub>	TCON 1)	00 <sub>H</sub>	A0 <sub>H</sub>	P2 1)	0FF <sub>H</sub>
89 <sub>H</sub>	TMOD	00 <sub>H</sub>	A1 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
8A <sub>H</sub>	TL0	00 <sub>H</sub>	A2 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
8B <sub>H</sub>	TL1	00 <sub>H</sub>	A3 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
8C <sub>H</sub>	TH0	00 <sub>H</sub>	A4 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
8D <sub>H</sub>	TH1	00 <sub>H</sub>	A5 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
8E <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	A6 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
8F <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	A7 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2</sup>
90 <sub>H</sub>	<b>P1</b> 1)	0FF <sub>H</sub>	A8 <sub>H</sub>	IENO 1)	00 <sub>H</sub>
91 <sub>H</sub>	XPAGE	XX <sub>H</sub> <sup>2)</sup>	A9 <sub>H</sub>	IP0	00 <sub>H</sub>
92 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	AAH	SRELL	0D9 <sub>H</sub>
93 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	AB <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
94 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	ACH	reserved	XX <sub>H</sub> <sup>2)</sup>
95 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	AD <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
96 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	AE <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
97 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	AF <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
	1	1	1	1	1

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> X means that the value is indeterminate and the location is reserved

Table 2: Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0 <sub>H</sub>	<b>P3</b> 1)	0FF <sub>H</sub>	D0 <sub>H</sub>	PSW 1)	00 <sub>H</sub>
B1 <sub>H</sub>	SYSCON	XXXX XX01 <sub>B</sub> <sup>2)</sup>	D1 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
B2 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	D2 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
B3 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	D3 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
B4 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	D4 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
B5 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	D5 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
B6 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	D6 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
B7 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2</sup>	D7 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
B8 <sub>H</sub>	EN1 1)	00 <sub>H</sub>	D8 <sub>H</sub>	ADCON01)	00 <sub>H</sub>
B9 <sub>H</sub>	IP1	XX00 0000 <sub>B</sub> <sup>2)</sup>	D9 <sub>H</sub>	ADDATH	00 <sub>H</sub>
BA <sub>H</sub>	SRELH	XXXX XX11 <sub>B</sub> <sup>2)</sup>	DA <sub>H</sub>	ADDATL	00 <sub>H</sub>
BB <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	DB <sub>H</sub>	P6	XX <sub>H</sub> <sup>2)</sup>
BC <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	DV <sub>H</sub>	ADCVON1	XXXX 0000 <sub>B</sub> <sup>2)</sup>
$BD_H$	reserved	XX <sub>H</sub> <sup>2)</sup>	DD <sub>H</sub>	reserved	$XX_H^{2)}$
BE <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2</sup>	DE <sub>H</sub>	reserved	$XX_H^{2)}$
BF <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	DF <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
C0 <sub>H</sub>	IRCON 1)	00 <sub>H</sub>	E0 <sub>H</sub>	ACC 1)	00 <sub>H</sub>
C1 <sub>H</sub>	CCEN	00 <sub>H</sub>	E1 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
C2 <sub>H</sub>	CCL1	00 <sub>H</sub>	E2 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
C3 <sub>H</sub>	CCH1	00 <sub>H</sub>	E3 <sub>H</sub>	reserved	$XX_{H}^{2)}$
C4 <sub>H</sub>	CCL2	00 <sub>H</sub>	E4 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
C5 <sub>H</sub>	CCH2 CCL3	00 <sub>H</sub>	E5 <sub>H</sub>	reserved	$XX_{H^{2}}$
C6 <sub>H</sub>	CCH3	00 <sub>H</sub>	E6 <sub>H</sub>	reserved	$XX_{H^{2}}$
C7 <sub>H</sub>	CCITS	00 <sub>H</sub>	E7 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
C8 <sub>H</sub>	T2CON 1)	00 <sub>H</sub>	E8 <sub>H</sub>	<b>P4</b> 1)	0FF <sub>H</sub>
C9 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	E9 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
CA <sub>H</sub>	CRCL	00 <sub>H</sub>	EA <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
CB <sub>H</sub>	CRCH	00 <sub>H</sub>	EB <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
CCH	TL2	00 <sub>H</sub>	ECH	reserved	XX <sub>H</sub> <sup>2)</sup>
CDH	TH2	00 <sub>H</sub>	ED <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
CE <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	EEH	reserved	XX <sub>H</sub> <sup>2)</sup>
CF <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2</sup>	EF <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> X means that the value is indeterminate and the location is reserved

Table 2: Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0 <sub>H</sub>	<b>B</b> 1)	00 <sub>H</sub>	F8 <sub>H</sub>	P5 <sup>1)</sup>	00F <sub>H</sub>
F1 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	F9 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
F2 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	FA <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>
F3 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	FBH		
F4 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	FCH		
F5 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	FD <sub>H</sub>		
F6 <sub>H</sub>	reserved	XX <sub>H</sub> <sup>2)</sup>	FE <sub>H</sub>		
F7 <sub>H</sub>	reserved	XXH <sup>2</sup>	FFH		

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	0E0 <sub>H</sub> 1) 0F0 <sub>H</sub> 1) 83 <sub>H</sub> 82 <sub>H</sub> 0D0 <sub>H</sub> 1) 81 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 07 <sub>H</sub>
A/D- Converter	ADCON0 ADCON1 ADDATH ADDATL	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Reg. High Byte A/D Converter Data Reg. Low Byte	<b>0D8</b> <sub>H</sub> <sup>1)</sup> 0DC <sub>H</sub> 0D9 <sub>H</sub> 0DA <sub>H</sub>	00 <sub>H</sub> 0XXX 0000 <sub>B</sub> <sup>3)</sup> 00 <sub>H</sub> 00 <sub>H</sub>
Interrupt System	EN0 IEN1 IP0 IP1 IRCON0 TCON <sup>2)</sup> T2CON <sup>2)</sup>	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register	0A8 <sub>H</sub> 1) 0B8 <sub>H</sub> 1) 0A9 <sub>H</sub> 0B9 <sub>H</sub> 0C0 <sub>H</sub> 1) 88 <sub>H</sub> 1) 0C8 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> XX00 0000 <sub>B</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Compare/ Capture- Unit (CCU)	CCEN CCH1 CCH2 CCH3 CCL1 CCL2 CCL3 CRCH CRCL TH2 TL2 T2CON	Comp./Capture Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 1, Low Byte Comp./Capture Reg. 2, Low Byte Comp./Capture Reg. 3, Low Byte Comp./Capture Reg. 3, Low Byte Com./Rel./Capt. Reg. High Byte Com./Rel./Capt. Reg. Low Byte Timer 2, High Byte Timer 2, Low Byte Timer 2 Control Register	0C1 <sub>H</sub> 0C3 <sub>H</sub> 0C5 <sub>H</sub> 0C7 <sub>H</sub> 0C2 <sub>H</sub> 0C4 <sub>H</sub> 0C6 <sub>H</sub> 0CB <sub>H</sub> 0CA <sub>H</sub> 0CD <sub>H</sub> 0CC <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
XRAM	XPAGE SYSCON	Page Address Register for Extended On Chip RAM XRAM Control Register	91 <sub>H</sub> 0B1 <sub>H</sub>	00 <sub>H</sub> XXXX XX01 <sub>B</sub> 3)

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Ports	P0 P1 P2 P3 P4 P5 P6	Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6, Analog/Digital Input	80 <sub>H</sub> <sup>1)</sup> 90 <sub>H</sub> <sup>1)</sup> 0A0 <sub>H</sub> <sup>1)</sup> 0B0 <sub>H</sub> <sup>1)</sup> 0E8 <sub>H</sub> <sup>1)</sup> 0F8 <sub>H</sub> <sup>1)</sup> 0DB <sub>H</sub>	OFF <sub>H</sub> OFF <sub>H</sub> OFF <sub>H</sub> OFF <sub>H</sub> OFF <sub>H</sub>
Pow.Sav.M ode	PCON	Power Control Register	87 <sub>H</sub>	00 <sub>H</sub>
Serial Channels	ADCONO 2) PCON 2) SBUF SCON SRELL SRELH	A/D Converter Control Reg. Power Control Register Serial Channel Buffer Reg. Serial Channel Control Reg. Serial Channel Reload Reg., low byte Serial Channel Reload Reg., high byte	<b>0D8<sub>H</sub></b> <sup>1)</sup> 87 <sub>H</sub> 99 <sub>H</sub> <b>98<sub>H</sub></b> <sup>1)</sup> AA <sub>H</sub> BA <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 0XX <sub>H</sub> <sup>3)</sup> 00 <sub>H</sub> D9 <sub>H</sub> XXXX XX11 <sub>B</sub> <sup>3)</sup>
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 <sub>H</sub> <sup>1)</sup> 8C <sub>H</sub> 8D <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 89 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>
Watchdog	IENO 2) IEN1 2) IPO 2) IP1 2) WDTREL	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg.	<b>0A8<sub>H</sub></b> <sup>1)</sup> <b>0B8<sub>H</sub></b> <sup>1)</sup> 0A9 <sub>H</sub> 0B9 <sub>H</sub> 86 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

### A/D Converter

In the SAB 80C515A a new high performance / high-speed 8-channel 10-bit A/D-Converter (ADC) is implemented. Its successive approximation technique provides  $7\,\mu s$  conversion time ( $f_{OSC}$  = 16 MHz). The conversion principle is upward compatible to the one used in the SAB 80C515. The main functional blocks are shown in figure 3.

The comparator is a fully differential comparator for a high power supply rejection ratio and very low offset voltages. The capacitor network is binary weighted providing genuine10-bit resolution.

The table below shows the sample time  $T_{\rm S}$  and the conversion time  $T_{\rm C}$ , which are dependend on  $f_{\rm OSC}$  and a new prescaler.

f <sub>OSC</sub> [MHz]	Prescaler	f <sub>ADC</sub> [MHz]	Sample Time	Conversion Time (incl. sample time)
			<i>T</i> <sub>S</sub> [μ <b>s</b> ]	T <sub>C</sub> [μs]
12	÷ 8	1.5	2.67	9.3
	÷ 16	0.75	5.33	18.66
16	÷ 8	2.0	2.0	7.0
	÷ 16	1.0	1.0	14.0
18	÷ 8	_	_	-
	÷ 16	1.125	3.55	12.4

The ADC is clocked ( $f_{\rm ADC}$ ) with  $f_{\rm OSC}/8$ . Because of the ADC's maximum clock frequency of 2 MHz the prescaler (divide-by-2) has to be enabled (set Bit ADCL in SFR ADCON 1) when the oscillator frequency ( $f_{\rm OSC}$ ) is higher than 16 MHz.




Figure 3
Block Diagram A/D Converter

#### **Timers /Counters**

The SAB 80C515A contains three 16-bit timers/counters wich are useful in many applications for timing and counting. the input clock for wach timer/counter is 1/12 of the oscillator frequency in the timer operation or can be taken from an external clock source for the counter operation (maximum count rate is 1/24 of the oscillator frequency).

### Timer/Counter 0 and 1

These timers/counters can operate in four modes:

Mode 0: 8-bit timer/counter with 32:1 prescaler

Mode 1: 16-bit timer/counter

Mode 2: 8-bit timer/counter with 8-bit auto-reload

Mode 3: Timer/counter 0 is configured as one 8-bit timer/counter and one

8-bit timer; Timer/counter 1 in this mode holds its count.

External inputs INTO and INT1 can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.

### - Timer/Counter 2

Timer/counter 2 of the SAB 80C515A is a 16-bit timer/counter with several additional features. It offers a 2:1 prescaler, a selectable gate function, and compare, capture and reload functions. Corresponding to the 16-bit timer register there are four 16-bit capture/compare registers, one of them can be used to perform a 16-bit reload on a timer overflow or external event. Each of these registers corresponds to a pin of port 1 for capture input/compare output.

Figure 4 shows a block diagram of timer/counter 2.

### Reload

A 16-bit reload can be performed with the 16-bit CRC register consisting of CRCL and CRCH. There are two modes from which to select:

Mode 0: Reload is caused by a timer 2 overflow (auto-reload).

Mode 1: Reload is caused in response to a negative transition at pin T2EX

(P1.5), which can also request an interrupt.

### Capture

This feature permits saving of the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to latch the current 16-bit value of timer 2 registers TL2 and TH2 into a dedicated capture register.

- Mode 0: Capture is performed in response to a transition at the corresponding port 1 pins CC0 to CC3.
- Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

### Compare

In compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 registers. If the count value in the timer 2 registers matches one of the stored values, an appropriate output signal is generated and an interrupt is requested. Two compare modes are provided:

- Mode 0: Upon a match the output signal changes from low to high. It goes back to low level when timer 2 overflows.
- Mode 1: The transition of the output signal can be determined by software. A timer 2 overflow causes no output change.




Figure 4
Block Diagram of Timer/Counter 2

### **Interrupt Structure**

The SAB 80C515A has 12 interrupt vectors with the following vector addresses and request flags.

Table 4 Interrupt Sources and Vectors

Source (Request Flags)	Vector Address	Vector
IE0	0003 <sub>H</sub>	External interrupt 0
TF0	000B <sub>H</sub>	Timer 0 interrupt
IE1	0013 <sub>H</sub>	External interrupt 1
TF1	001B <sub>H</sub>	Timer 1 interrupt
RI + TI	0023 <sub>H</sub>	Serial port interrupt
TF2 + EXF2	002B <sub>H</sub>	Timer 2 interrupt
IADC	0043 <sub>H</sub>	A/D converter interrupt
IEX2	004B <sub>H</sub>	External interrupt 2
IEX3	0053 <sub>H</sub>	External interrupt 3
IEX4	005B <sub>H</sub>	External interrupt 4
IEX5	0063 <sub>H</sub>	External interrupt 5
IEX6	006B <sub>H</sub>	External interrupt 6

Each interrupt vector can be individually enabled/disabled. The minimum response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles, if no other interrupt of the same or a higher priority level is in process.

Figure 5 shows the interrupt request sources.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 3 or 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs. Each pair can be programmed individually to one of four priority levels by setting or clearing one bit in special function register IP0 and one in IP1.

Figure 6 shows the priority level structure.




Figure 5 Interrupt Request Sources




Figure 6 Interrupt Priority Level Structure

#### I/O Ports

The SAB 80C515A has six 8-bit I/O ports and one input port. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 5 are quasi-bidirectional I/O ports with internal pull-up resistors. That means, when configured as inputs, ports 1 to 5 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pull-up FET. Ports 1, 3 and 4 are provided for several alternate functions, as listed below:

Port	Symbol	Function	
P1.0	ĪNT3/CC0	External interrupt 3 input, compare 0 output, capture 0 input	
P1.1	INT4/CC1	External interrupt 4 input, compare 1 output, capture 1 input	
P1.2	INT5/CC2	External interrupt 5 input, compare 2 output, capture 2 input	
P1.3	INT6/CC3	External interrupt 6 input, compare 3 output, capture 3 input	
P1.4	ĪNT2	External interrupt 2 input	
P1.5	T2EX	Timer 2 external reload trigger input	
P1.6	CLKOUT	System clock output	
P1.7	T2	Timer 2 external count or gate input	
P3.0	RxD	Serial port's receiver data input (asynchronous) or	
		data input /output (synchronous)	
P3.1	TxD	Serial port's transmitter data output (asynchronous) or	
		clock output (synchronous)	
P3.2	INT0	External interrupt 0 input, timer 0 gate control	
P3.3	INT1	External interrupt 1 input, timer 1 gate control	
P3.4	T0	Timer 0 external counter input	
P3.5	T1	Timer 1 external counter input	
P3.6	WR	External data memory write strobe	
P3.7	RD	External data memory read strobe	
P4.0	ADST	A/D Converter, external start of conversion	

The SAB 80C515A has one dual-purpose input port. The ANx lines of port 6 in the SAB 80C515 can individually be used as analog or digital inputs. Reading the special function register P6 allows the user to input the digital values currently applied to the port pins. It is not necessary to select these modes by software; the voltages applied at port 6 pins can be converted to digital values using the A/D converter and at the same time the pins can be read via SFR P6. It must be noted, however, that the results in port P6 bits will be indeterminate if the levels at the corresponding pins are not within their  $V_{\rm IL}/V_{\rm IH}$  specifications. Furthermore, it is not possible to use port P6 as an output port. Special function register P6 is located at address 0DB<sub>H</sub>.

In Hardware Power Down Mode the port pins and several control lines enter a floating state. For more details see the section about Hardware Power Down Mode.

### **Power Saving Modes**

The SAB 80C515A provides – due to Siemens ACMOS technology – four modes in which power consumption can be significantly reduced.

### - The Slow Down Mode

The controller keeps up the full operating functionality, but is driven with one eight of its normal operating frequency. Slowing down the frequency remarkable reduces power consumption.

### - The Idle Mode

The CPU is gated off from the oscillator, but all peripherals are still supplied with the clock and continue working.

### - The Software Power Down Mode

Operation of the SAB 80C515A is stopped, the on-chip oscillator and the RC-oscillator are turned off. This mode is used to save the contents of the internal RAM with a very low standby current and is fully compatible to the Power Down Mode of the SAB 80C515.

### The Hardware Power Down Mode

Operation of the SAB 80C515A is stopped, the on-chip oscillator and the RC-oscillator are turned off. The pin HWPD controls this mode. Port pins and several control lines enter a floating state. The Hardware Power Down Mode is new in the SAB 80C515A and is independent of the state of pin PE/SWD (which enables only the software initiated power reduction modes).

### Hardware Enable for Software controlled Power Saving Modes

A dedicated pin PE/SWD of the SAB 80C515A allows to block the Software controlled power saving modes. Since this pin is mostly used in noise-critical application it is combined with an automatic start of the Watchdog Timer.

 $\overline{PE}/SWD = V_{H}$  (logic high level): Using of the power saving modes is not possible. The

watchdog timer starts immediately after reset. The instruction sequences used for entering of power saving modes will not affect the normal operation of the device.

 $\overline{PE}/SWD = V_{IL}$  (logic low level): All power saving moes can be activated by software. The

watchdog timer can be started by software at any time.

When left unconnected, pin  $\overline{PE}/SWD$  is pulled high by a weak internall pull-up. This is done to provide system protection on default.

The logic-level applied to pin  $\overline{PE}/SWD$  can be changed during program execution to allow or to block the use of the power saving modes without any effect on the on-chip watchdog circuitry.

### **Requirements for Hardware Power Down Mode**

There is no dedicated pin to enable the Hardware Power Down Mode. The control pin  $\overline{PE}/SWD$  has no control function in this mode. It enables and disables only the use of software controlled power saving modes.

### **Software Controlled Power Saving Modes**

All of these modes are entered by software. Special function register PCON (power control register, address is 87<sub>H</sub>) is used to select one of these modes.

### **Slow Down Mode**

During slow down operation all signal frequencies that are derived from the oscillator clock, are divided by eight, also the clockout signal and and the watchdog timer count.

The slow down mode is enabled by setting bit SD. The controller actually enters the slow down mode after a short synchronisation period (max. 2 machine cycles).

The slow down mode is disabled by clearing bit SD.

### Idle Mode

During idle mode all peripherals of the SAB 80C515A (except for the watchdog timer) are still supplied by the oscillator clock. Thus the user has to take care which peripheral should continue to run and which has to be stopped during Idle.

The procedure to enter the Idle mode is similar to the one entering the power down mode. The two bits IDLE and IDLS must be set by two consecutive instructions to minimize the chance of unintentional activating of the idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enabled interrupt. This interrupt will be serviced and the instruction to be executed following the RETI instruction will be the one following the instruction that set the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. The control signals ALE and PSEN hold at logic high levels (see table 5).

#### Software Power Down Mode

The power down mode is entered by two consecutive instructions directly following each other. The first instruction has to set the flag PDE (power down enable) and must not set PDS (power down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will automatically be cleared after having been set.

The instruction that sets bit PDS is the last instruction executed before going into power down mode. The only exit from power down mode is a hardware reset.

The status of all output lines of the controller can be looked up in table 5.

### **Hardware Controlled Power Down Mode**

The pin  $\overline{HWPD}$  controls this mode. If it is on logic high level (inactive) the part is running in the normal operating modes. If pin  $\overline{HWPD}$  gets active (low level) the part enters the Hardware Power Down Mode; this is independent of the state of pin  $\overline{PE}/SWD$ .

HWPD is sampled once per machine cycle. If it is found active, the device starts a complete internal reset sequence. The watchdog timer is stopped and its status flag WDTS is cleared exactly the same effects as a hardware reset. In this phase the power consumption is not yet reduced. After completion of the internal reset both oscillators of the chip are disabled. At the same time the port pins and several control lines enter a floating state as shown in table 5. In this state the power consumption is reduced to the power down current IPD. Also the supply voltage can be reduced. Table 5 also lists the voltages which may be applied at the pins during Hardware Power Down Mode without affecting the low power consumption.

### Termination of HWPD Mode:

This power down state is maintained while pin HWPD is held active. If HWPD goes to high level (inactive state) an automatic start up procedure is performed:

- First the pins leave their floating condition and enter their default reset state (as they had immediately before going to float state).
- Both oscillators are enabled. The oscillator watchdog's RC oscillator starts up very fast (typ. less than 2 ms).
- Because the oscillator watchdog is active it detects a failure condition if the on-chip oscillator hasn't yet started. Hence, the watchdog keeps the part in reset and supplies the internal clock from the RC oscillator.
- Finally, when the on-chip oscillator has started, the oscillator watchdog releases the part from reset with oscillator watchdog status flag set. When automatic start of the watchdog was enabled ( $\overline{\text{PE}}/\text{SWD}$  connected to  $V_{\text{CC}}$ ), the Watchdog Timer will start, too (with its default reload value for time-out period).
- The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active during Hardware Power Down it is terminated and the device performs the normal resetfunction.(Thus, pin Reset has to be inactive during Hardware Power Down Mode). function.(Thus, pin Reset has to be inactive during Hardware Power Down Mode).

Table 5 Status of all pins during Idle Mode, Power Down Mode and Hardware Power **Down Mode** 

Pins	Last ins	Mode struction ed from	Last in	own Mode struction ed from	Hardware Power Down	
	internal ROM	external ROM	internal ROM	external ROM	Status	
P0	Data	float	Data	float 1)		
P1	Data alt outputs	Dat alt outputsa	Data last outputs	Data last outputs	floating 1)	
P2	Data	Address	Data	Data		
P3	Data alt outputs	Data alt outputs	Data last output	Data last output	outputs	
P4	Data alt outputs	Data alt outputs	Data last outputs	Data last output	disabled	
P5	Data alt output	Data alt output	Data last output	Data last output	input	
P6	1)	1)	1)	1)	function	
ĒĀ					active input 2)	
PE/SWD					active input pull-up disabled 2)	
XTAL1					active output	
XTAL2					disabled input function 1)	
PSEN	high	high	low	low	floating output	
ALE	high	high	low	low		
$V_{AREF}$					active supply pins 3)	
RESET					active input must be high	

<sup>1)</sup> Applied voltage range at pin  $V_{SS} \le V_{IN} \le V_{CC}$ 2)  $V_{IN} = V_{SS}$  or  $V_{IN} = V_{CC}$ 3)  $V_{SS} \le V_{IN} \le V_{CC}$ ;  $V_{AREF} \ge V_{AGND}$ 

## **Serial Interface**

The SAB 80C515A has a full duplex and receive buffered serial interface. It is functionally identical with the serial interface of the SAB 8051.

Table 6 shows possible configurations and the according baud rates.

Table 6
Baud Rate Generation

		Mode		Mod	e 0
8-Bit syn- chron- ous channel	Baud- rate	$f_{OSC}$ =12 MHz $f_{OSC}$ =16 MHz $f_{OSC}$ =18 MHz	1 MHz 1.33 MHz 1.5 MHz		
	derived fr	rom	$f_{OSC}$		
		Mode		Mod	e 1
8-Bit UART	Baud- rate	$f_{\rm OSC}$ =12 MHz $f_{\rm OSC}$ =16 MHz $f_{\rm OSC}$ =18 MHz	1 Baud – 62.5 1 Baud – 83 k 1 Baud – 93.7	Baud	183 Baud – 375 kBaud 244 Baud – 500 kBaud 2375 Baud – 562.5 kBaud
	derived fi	rom	Timer 1		10-Bit Baudrate Generator
		Mode	Mode 2		Mode 3
9-Bit UART	Baud- rate	$f_{\rm OSC}$ =12 MHz	187.5 kBaud/ 375 kBaud	1 Baud – 62.5 kBaud	183 Baud –75 kBaud
		f <sub>OSC</sub> =16 MHz	250 Baud/ 500 kBaud	1 Baud – 83.3 kBaud	244 Baud – 500 kBaud
		$f_{\rm OSC}$ =18 MHz	281.2 kBaud/ 562.5 kBaud	1 Baud – 93.7 kBaud	275 Baud – 562.5 kBaud
	derived fi	rom	fosci2	Timer 1	10-Bit Baudrate Generator

The Serial Interface can operate in 4 modes:

Mode 0: Shift register mode:

Serial data enters and exits through R  $\times$  D. T  $\times$  D outputs the shift clock 8 data bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.

Mode 1: 8-bit UART, variable baud rate:

10-bit are transmitted (through T  $\times$  D) or received (through R  $\times$  D): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB80 in special function register SCON. The baud rate is variable.

Mode 2: 9-bit UART, fixed baud rate:

11-bit are transmitted (through T  $\times$  D) or received (through R  $\times$  D): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB80 in SCON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1. On reception the 9th data bit goes into RB80 in special function register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.

Mode 3: 9-bit UART, variable baud rate:

11-bit are transmitted (through T  $\times$  D) or received (through R  $\times$  D): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable.

#### Variable Baud Rates for Serial Interface

Variable baud rates for modes 1 and 3 of serial interface can be derived from either timer 1 or a new dedicated Baudrate Generator.

The baud rate is generated by a free running 10-bit timer with programmable reload register.

Mode 1.3 baud rate = 
$$\frac{2^{\text{SMOD}} * f_{OSC}}{64 * (2^{10} - \text{SREL})}$$

The default value after reset in the reload registers SRELL and SRELH provides a baud rate of 4.8 kBaud (SMOD = 0) or 9.6 kBaud (SMOD = 1) at 12 MHz oscillator frequency. This guarantees full compatibility to the SAB 80C515.

#### **Fail Safe Units**

The SAB 80C515A offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure:

- a programmable watchdog timer (WDT), with variable time-out period from 512  $\mu$ s up to appr. 1.1 s @12 MHz. Upward compatible to SAB 80C515 watchdog timer.
- an oscillator watchdog (OWD) which monitors the on-chip oscillator and forces the microcontroller into reset state, in case the on-chip oscillator fails; it also controls the restart from the Hardware Power Down Mode and provides the clock for a fast internal reset after power-on.

### **Programmable Watchdog Timer**

The WDT can be activated by hardware or software.

Hardware initialization is done when pin  $\overline{PE}/SWD$  (Pin 4) is held high during RESET. The SAB 80C515A then starts program execution with the WDT running. Since pin  $\overline{PE}/SWD$  is only sampled during Reset, the WDT cannot be started externally during normal operation.

Software initialization is done by setting bit SWDT in SFR IEN1.

A refresh of the watchdog timer is done by setting bits WDT (SFR IEN0) and SWDT consecutively. This double instruction sequence has been implemented to increase system security.

When a watchdog timer reset occurs, the watchdog timer keeps on running, but a status flag WDTS (SFR IP0) is set. This flag can also be cleared by software.

Figure 7 shows the block diagram of the programmable Watchdog Timer.

### **Oscillator Watchdog**

The unit serves three functions:

- Monitoring of the on-chip oscillator's function. The watchdog monitors the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is forced into reset; if the failure condition disappears (i.e. the on-chip oscillator has again a higher frequency than the RC oscillator), the part executes a final reset phase of appr. 0.25 ms in order to allow the oscillator to stabilize; then the oscillator watchdog reset is released and the part starts program execution again.
- Restart from the Hardware Power Down Mode.
   If the Hardware Power Down Mode is terminated the oscillator watchdog has to control the correct start-up of the on-chip oscillator and to restart the program. The oscillator watchdog function is only part of the complete Hardware Power Down sequence; however, the watchdog works identically to the monitoring function.
- Fast internal reset after power-on.
   In this function the oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. In this case the oscillator watchdog unit also works identically to the monitoring function.

**Figure 8** shows the block diagram of the oscillator watchdog unit. It consists of an internal RC oscillator which provides the reference frequency for the frequency comparator.




Figure 7
Block Diagram of the Programmable Watchdog Timer




Figure 8
Functional Block Diagram of the Oscillator Watchdog

## Fast internal reset after power-on

The SAB 80C515A can use the oscillator watchdog unit for a fast internal reset procedure after power-on.

Normally members of the 8051 family (like the SAB 80C515) enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up time of the oscillator is relatively long (typ. 1 ms). During this time period the pins have an undefined state which could have severe effects e.g. to actuators connected to port pins.

In the SAB 80C515A the oscillator watchdog unit avoids this situation. After power-on the oscillator watchdog's RC oscillator starts working within a very short start-up time (typ. less than 2 ms). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator because this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is valid the watchdog uses the RC oscillator output as clock source for the chip rather than the on-chip oscillator's output. This allows correct resetting of the part and brings also all ports to the defined state.

Delay time between power-on and correct reset state:

Typ.: 18 μs Max.: 34 μs

#### **Instruction Set**

The SAB 80C515A / 83C515A-5 has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

## Literature Information

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-H6497-X-X-7600

## **Absolute Maximum Ratings**

Ambient temperature under bias -40 to 85 °CStorage temperature -65 to 150 °CVoltage on  $V_{\text{CC}}$  pins with respect to ground  $(V_{\text{SS}})$  -0.5 V to 6.5 VVoltage on any pin with respect to ground  $(V_{\text{SS}})$   $-0.5 \text{ to } V_{\text{CC}} + 0.5 \text{ V}$ Input current on any pin during overload condition -10 mA to +10 mAAbsolute sum of all input currents during overload condition -100 mAPower dissipation -100 mA

**Note** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{IN} > V_{CC}$  or  $V_{IN} < V_{SS}$ ) the Voltage on  $V_{CC}$  pins with respect to ground ( $V_{SS}$ ) must not exeed the values definded by the absolute maximum ratings.

#### **DC Characteristics**

$$V_{\rm CC}$$
 = 5 V + 10 %, - 15 %;  $V_{\rm SS}$  = 0 V   
  $T_{\rm A}$  = 0 to 70 °C for the SAB 80C515A   
  $T_{\rm A}$  = - 40 to 85 °C for the SAB 80C515A-T3

Parameter	Symbol	Limit Values		Unit	Test condition	
		min.	max.			
Input low voltage (exept EA, RESET, HWPD)	$V_{IL}$	- 0.5	0.2 V <sub>CC</sub> - 0.1	V	-	
Input low voltage EA	$V_{IL1}$	- 0.5	0.2 V <sub>CC</sub> - 0.3	V	-	
Input low voltage (HWPD, RESET)	V <sub>IL2</sub>	- 0.5	0.2 V <sub>CC</sub> + 0.1	V	-	
Input high voltage (exept RESET, XTAL2 and HWPD)	$V_{IH}$	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	-	
Input high voltage to XTAL2	V <sub>IH1</sub>	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	-	
Input high voltage to RESET and HWPD	V <sub>IH2</sub>	0.6 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	_	

# DC Characteristics (cont'd)

Parameter	Symbol	Limit	Limit Values		Test condition
		min.	max.		
Output low voltage (ports 1, 2, 3, 4, 5)	$V_{OL}$	-	0.45	V	I <sub>OL</sub> = 1.6 mA <sup>1)</sup>
Output low voltage (ports 0, ALE, RESET)	V <sub>OL1</sub>	_	0.45	V	I <sub>OL</sub> = 3.2 mA <sup>1)</sup>
Output high voltage, (ports1, 2, 3, 4, 5)	V <sub>OH</sub>	2.4 0.9 V <sub>CC</sub>	-	V	I <sub>OH</sub> = -80 μA I <sub>OH</sub> = -10 μA
Output high voltage (port 0 in external bus mode,-ALE, PSEN)	V <sub>OH1</sub>	2.4 0.9 V <sub>CC</sub>	Ē	V	$I_{OH} = -800 \mu\text{A}$ $I_{OH} = -800 \mu\text{A}^{2}$
Logic 0 input current (ports 1, 2, 3, 4, 5)	$I_{IL}$	<b>– 10</b>	<b>-</b> 70	μА	<i>V</i> <sub>1N</sub> = 2 V
Logical 1-to-0 transition current, ports 1, 2, 3, 4, 5	I <sub>TL</sub>	- 65	<b>- 650</b>	μА	V <sub>IN</sub> = 2 V
Input leakage current (port 0, EA, P6, HWPD)	$I_{LI}$	=	± 100 ± 150	nA nA	0.45 < V <sub>IN</sub> < V <sub>CC</sub> 0.45 < V <sub>IN</sub> < V <sub>CC</sub> T <sub>A</sub> > 100 °C
Input low current to RESET for reset	I <sub>IL2</sub>	- 10	<b>– 100</b>	μА	V <sub>IN</sub> = 0.45 V
Input low current (XTAL2)	I <sub>IL3</sub>	_	<b>– 15</b>	μΑ	V <sub>IN</sub> = 0.45 V
Input low current (PE/SWD)	$I_{1 L4}$	_	- 20	μΑ	V <sub>IN</sub> = 0.45 V
Pin capacitance	$C_{IO}$	_	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C
Power-supply current: Active mode, 12 MHz <sup>7)</sup> Active mode, 18 MHz <sup>7)</sup> Idle mode, 12 MHz <sup>7)</sup> Idle mode, 18 MHz <sup>7)</sup> Slow down mode, 12 MHz Slow down mode, 18 MHz Power Down Mode	- I <sub>CC</sub>	- - - -	26 35 11.8 14.2 9 10 50	mA mA mA mA mA μA	$V_{CC} = 5 \text{ V}^{4}$ $V_{CC} = 5 \text{ V}^{4}$ $V_{CC} = 5 \text{ V}^{5}$ $V_{CC} = 5 \text{ V}^{5}$ $V_{CC} = 5 \text{ V}^{6}$ $V_{CC} = 5 \text{ V}^{6}$ $V_{CC} = 2 \dots 5.5 \text{ V}^{3}$

Notes see page 43.

## Notes for page 42:

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V<sub>OL</sub> of ALE and ports 1, 3, 4 and 5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and PSEN to momentarily fall below the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- 3)  $I_{PD}$  (Software Power Down Mode) is measured under following conditions:  $\overline{EA} = \overline{RESET} = V_{CC}$ ; Port0 = Port6 =  $V_{CC}$ ; XTAL1 = N.C.; XTAL2 =  $V_{SS}$ ;  $\overline{PE/SWD} = V_{SS}$ ;  $\overline{HWPD} = V_{CC}$ ;  $V_{AGND} = V_{SS}$ ;  $V_{ARef} = V_{CC}$ ; all other pins are disconnected.  $I_{PD}$  (Hardware Power Down Mode): independent of any particular pin connection.
- 4)  $I_{\text{CC}}$  (active mode) is measured with: XTAL2 driven with  $t_{\text{CLCH}}$ ,  $t_{\text{CHCL}} = 5$  ns,  $V_{\text{IL}} = V_{\text{SS}} + 0.5$  V,  $V_{\text{IH}} = V_{\text{CC}} 0.5$  V; XTAL1 = N.C.;  $\overline{\text{EA}} = \overline{\text{PE}}/\text{SWD} = V_{\text{CC}}$ ; Port0 = Port6 =  $V_{\text{CC}}$ ;  $\overline{\text{HWPD}} = V_{\text{CC}}$ ;  $\overline{\text{RESET}} = V_{\text{SS}}$ ; all other pins are disconnected.  $I_{\text{CC}}$  would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- 5)  $I_{\rm CC}$  (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL1 = N.C.;  $\overline{\rm RESET}$  =  $V_{\rm CC}$ ;  $\overline{\rm HWPD}$  =  $V_{\rm CC}$ ; Port0 = Port6 =  $V_{\rm CC}$ ;  $\overline{\rm EA}$  =  $\overline{\rm PE}/{\rm SWD}$  =  $V_{\rm SS}$ ; all other pins are disconnected;
- 6)  $I_{\text{CC}}$  (slow down mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with  $t_{\text{CLCH}}$ ,  $t_{\text{CHCL}} = 5$  ns,  $V_{\text{IL}} = V_{\text{SS}} + 0.5$  V,  $V_{\text{IH}} = V_{\text{CC}} 0.5$  V; XTAL1 = N.C.; RESET =  $V_{\text{CC}}$ ; HWPD =  $V_{\text{CC}}$ ; Port6 =  $V_{\text{CC}}$ ; EA = PE/SWD =  $V_{\text{SS}}$ ; all other pins are disconnected:
- 7)  $I_{\rm CC}$  Max at other frequencies is given by: active mode:  $I_{\rm CC}$  (max) = 1.5 \*  $f_{\rm OSC}$  + 8 idle mode:  $I_{\rm CC}$  (max)= 0.4 \*  $f_{\rm OSC}$  + 7 where  $f_{\rm OSC}$  is the oscillator frequency in MHz.  $I_{\rm CC}$  values are given in mA and measured at  $V_{\rm CC}$  = 5 V.

#### A/D Converter Characteristics

$$V_{\rm CC}$$
 = 5 V + 10 %, - 15 %;  $V_{\rm SS}$  = 0 V  $V_{\rm AREF}$  =  $V_{\rm CC}$  ± 5 %;  $V_{\rm AGND}$  =  $V_{\rm SS}$  ± 0.2 V;  $T_{\rm A}$  = -0 to 70 °C for the SAB 80C515A/83C515A-5  $T_{\rm A}$  = -40 to 85 °C for the SAB 80C515A-T3/83C515A-5-T3

Parameter	Symbol	Limit values			Unit	Test condition	
		min.	typ.	max.			
Analog input capacitance	$C_{I}$		25	70	pF		
Sample time (inc. load time)	$T_{\mathbb{S}}$			4 t (Y 1)	μS	2)	
Conversion time (inc. sample time)	$T_{C}$			14 t CY 1)	μS	3)	
Total unadjusted error	TUE			± 2	LSB	$V_{\text{AREF}} = V_{\text{CC}}$ $V_{\text{AGND}} = V_{\text{SS}}$	
$\overline{V_{AREF}}$ supply current	I <sub>REF</sub>		± 20		μА		

<sup>1)</sup>  $t_{\rm CY} = (8*2^{\rm ADCL}) I_{\rm fOSC}; \ (t_{\rm CY} = 1/f_{\rm ADC}; \ f_{\rm ADC} = f_{\rm OSC}/(8*2^{\rm ADCL}))$ 2) This parameter specifies the time during the input capacitance  $C_{\rm I}$ , can be charged/discharged by the external source. It must be guaranteed, that the input capacitance  $C_{\rm I}$ , is fully loaded within this time. 4TCY is 2  $\mu$ s at the  $f_{\rm OSC}$ = 16 MHz. After the end of the sample time  $T_{\rm S}$ , changes of the analog input voltage have no effect on the conversion result.

This parameter includes the sample time  $T_{\rm S}$  14TCY is 7  $\mu$ s at  $f_{\rm OSC}$  = 16 MHz.

### **AC Characteristics**

 $V_{\rm CC}$  = 5 V + 10 %, - 15 %;  $V_{\rm SS}$  = 0 V  $T_{\rm A}$  = 0 to 70 °C for the SAB 80C515A/83C515A-5  $T_{\rm A}$  = - 40 to 85 °C for the SAB 80C515A-T3/83C515A-5-T3 ( $C_{\rm L}$  for port 0, ALE and  $\overline{\rm PSEN}$  outputs = 100 pF;  $C_{\rm L}$  for all other outputs = 80 pF)

Parameter	Symbol	Limit values				Unit
		18 MHz clo		clock Variable clock 1/t <sub>CLCL</sub> = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

## **Program Memory Characteristics**

ALE pulse width	t <sub>LHLL</sub>	71	_	2 t <sub>C LCL</sub> - 40	_	ns
Address setup to ALE	t <sub>AVLL</sub>	26	_	t <sub>C LCL</sub> - 30	_	ns
Address hold after ALE	t <sub>LLAX</sub>	26	_	t <sub>C LCL</sub> - 30	_	ns
ALE to valid instruction in	t <sub>LLIV</sub>	_	122	-	4 t <sub>CLCL</sub> - 100	ns
ALE to PSEN	t <sub>LLPL</sub>	31	_	t <sub>C LCL</sub> – 25	_	ns
PSEN pulse width	t <sub>PLPH</sub>	132	_	3 t <sub>C LCL</sub> – 35	-	ns
PSEN to valid instruction in	t <sub>PLIV</sub>	_	92	_	3 t <sub>C LCL</sub> – 75	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	_	0	_	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> *)	_	46	-	t <sub>C LCL</sub> - 10	ns
Address valid after PSEN	t <sub>PXAV</sub> *)	48	-	t <sub>C LCL</sub> – 8	_	ns
Address to valid instruction in	t <sub>AVIV</sub>	_	218	_	5 t <sub>C LCL</sub> – 60	ns
Address float to PSEN	t <sub>AZPL</sub>	0	_	0	-	ns

<sup>1)</sup> Interfacing the SAB 80C515A to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.


# AC Characteristics (cont'd)

Parameter	Symbol	Limit values				Unit
		18 MHz clock		Variable clock 1/t <sub>CLCL</sub> = 3.5 MHz to 18 MHz		
		min	max.	min.	max.	


# **External Data Memory Characteristics**

RD pulse width	t <sub>RLRH</sub>	233	_	6 t <sub>CLCL</sub> - 100	_	ns
WR pulse width	<sup>t</sup> w∟wн	233	-	6 t <sub>CLCL</sub> - 100	-	ns
Address hold after ALE	t <sub>LLAX2</sub>	81	_	2 t <sub>CLCL</sub> - 30	-	ns
RD to valid data in	t <sub>RLDV</sub>	_	128	_	5 t <sub>CLCL</sub> – 150	ns
DATA hold after RD	<sup>t</sup> RHDX	0	-	0	-	ns
Data float after RD	<sup>t</sup> RHDZ	_	51	_	2 t <sub>CLCL</sub> - 60	ns
ALE to valid data in	t <sub>LLDV</sub>	_	294	_	8 t <sub>CLCL</sub> - 150	ns
Address to valid data in	t <sub>AVDV</sub>	_	335	-	9 t <sub>CLCL</sub> – 165	ns
ALE to WR or RD	t <sub>LLWL</sub>	117	217	3 t <sub>CLCL</sub> - 50	3 t <sub>CLCL</sub> + 50	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	16	96	t <sub>CLCL</sub> - 40	t <sub>CLCL</sub> + 40	ns
Address valid to WR	t <sub>AVWL</sub>	92	_	4 t <sub>CLCL</sub> - 130	_	ns
Data valid to WR transition	t <sub>QVWX</sub>	11	_	t <sub>CLCL</sub> – 45	_	ns
Data setup before WR	t <sub>QVWH</sub>	239	_	7 t <sub>CLCL</sub> – 150	_	ns
Data hold after WR	<sup>t</sup> WHQX	16	-	t <sub>CLCL</sub> - 40	_	ns
Address float after RD	<sup>t</sup> RLAZ	_	0	_	0	ns






# **Program Memory Read Cycle**



## **Data Memory Read Cycle**




**Data Memory Write Cycle** 

# AC Characteristics (cont'd)

Parameter	Symbol	Limit values			
		Variabl Frequ. = 3.5 N			
		min.	max.		

## **External Clock Drive**

Oscillator period	t <sub>CLCL</sub>	55.6	285	ns
High time	t <sub>CHCX</sub>	20	tCLCL-tCLCX	ns
Low time	t <sub>CLCX</sub>	20	<sup>t</sup> CLCL- <sup>t</sup> CHCX	ns
Rise time	t <sub>CLCH</sub>	-	20	ns
Fall time	t <sub>CHCL</sub>	_	20	ns
Oscillator frequency	1/t <sub>CLC</sub>	3.5	18	MHz




# **External Clock Cycle**

# AC Characteristics (cont'd)

Parameter	Symbol	Limit values			Unit	
		18 MHz clock		Variable clock 1/t <sub>CLCL</sub> = 3.5 MHz to 18 MHz		
		min.	max.	min.	max.	

# **System Clock Timing**

ALE to CLKOUT	t <sub>LLSH</sub>	349	_	7 t <sub>CLCL</sub> – 40	_	ns
CLKOUT high time	t <sub>SHSL</sub>	71	_	2 t <sub>CLCL</sub> - 40	_	ns
CLKOUT low time	tSLSH	516	_	10 t <sub>CLCL</sub> – 40	_	ns
CLKOUT low to ALE high	<sup>t</sup> SLLH	16	96	t <sub>CLCL</sub> - 40	t <sub>CLCL</sub> + 40	ns



# **System Clock Timing**


### **ROM Verification Characteristics**

$$T_{\text{A}}$$
 = 25 °C ± 5 °C;  $V_{\text{CC}}$  = 5 V + 10 %,  $-$  15 %;  $V_{\text{SS}}$  = 0 V

Parameter	Symbol	Limit v	/alues	Unit
		min.	max.	


## **ROM Verification Mode 1 (Standard Verify Mode for not Read Protected ROM)**

Address to valid data	t <sub>AVQV</sub>	_	48 t <sub>CLCL</sub>	ns
ENABLE to valid data	t <sub>ELQV</sub>	_	48 t <sub>CLCL</sub>	ns
Data float after ENABLE	<sup>t</sup> EHOZ	0	48 t <sub>CLCL</sub>	ns
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz




## **ROM Verification Mode 1**


## **ROM Verification Mode 2** (New Verify Mode for Protected and not Protected ROM)



### **ROM Verification Mode 2**




Application Example for Verifying the Internal ROM with ROM Verify Mode 2




AC Inputs during testing are driven at  $V_{\rm CC}$  – 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm IHmin}$  for a logic '1' and  $V_{\rm ILmax}$  for a logic '0'.

## **AC Testing: Input, Output Waveforms**



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.  $I_{OL}/I_{OH} \ge \pm 20$  mA.

### AC Testing: Float Waveforms



#### **Recommended Oscillator Circuits**