# **Signetics**

#### **Linear Products**

#### DESCRIPTION

The NE/SA/SE5105/A is a precision high-speed comparator ideally suited for applications requiring ultra-precision and speed. A typical application may be in a 12-bit successive approximation A/D converter. Input offset voltage is factory trimmed to typically 100µV (0.04 LSB for a 12-bit, 10V system); the 36ns response time (measured at 1.2mV overdrive), low input offset current, and high gain remain essentially constant over the entire operating temperature range. Thus, the same degree of precision and speed can be maintained over the specified temperature range. A latch function incorporated with the comparator allows added flexibility to the system designer. A TTL high input at the latch enable pin forces the output of the comparator to stay at its existing logical state irrespective of subsequent signal transitions at the input.

## NE/SA/SE5105/A Precision High-Speed Comparator With Latch

**Product Specification** 

#### FEATURES

- Precision input stage: Input offset voltage 100μV Input offset current 3nA
- Fast response time: 5mV overdrive 32ns 1.2mV overdrive 36ns
- High voltage gain 26,000V/V
- Low power dissipation 100mW
- TTL output capable of driving 10 TTL gates
- Latch function with TTL compatible input

#### PIN CONFIGURATION



#### APPLICATIONS

- High-speed, high-resolution successive approximation A/D converters
- Precision zero-crossing detectors
- Precision latching window comparators
- Fast latching ECL-to-TTL line translators
- Precision signal regenerators

#### **BLOCK DIAGRAM**



#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
8-Pin Plastic DIP	0 to +70°C	NE5105AN
8-Pin Plastic DIP	0 to +70°C	NE5105N
8-Pin Plastic DIP	-40°C to +85°C	SA5105AN
8-Pin Plastic DIP	-40°C to +85°C	SA5105N
8-Pin Plastic SO	0 to +70°C	NE5105AD
8-Pin Plastic SO	0 to +70°C	NE5105D
8-Pin Plastic SO	-40°C to +85°C	SA5105AD
8-Pin Plastic SO	-40°C to +85°C	SA5105D
8-Pin Plastic DIP	-55°C to +125°C	SE5105AN
8-Pin Plastic DIP	-55°C to +125°C	SE5105N

### ABSOLUTE MAXIMUM RATINGS

SYMBOL	IBOL PARAMETER RATI		UNIT
V <sub>CC</sub> V <sub>EE</sub>	Power supply Power supply	+6 -18	v v
Pd max	Maximum power dissipation, T <sub>A</sub> = 25°C (still-air) <sup>1</sup> FE package N package D package	885 1160 780	mW mW mW
	Differential input voltage	± 5	V
	LATCH ENABLE input voltage	V <sub>CC</sub> to V <sub>EE</sub>	v
TSTG	Storage temperature range	-65 to +150	°C
TA	Operating temperature range SE5105 (FE package) SA5105 (N and D package) NE5105 (N and D package)	-55 to +125 -40 to +85 0 to +70	ာ ပံ ပံ
Isc	Output short-circuit duration To ground To $V_{\rm CC}$	Indefinite 1	Minute

NOTE:

1. Derate above 25°C, at the following rates:

FE package at 6.75mW/°C. N package at 9.3mW/°C.

D package at 6.2mW/°C.

Product Specification



50

100:1 DIVIDER

Vs (n)

INTERNAL TO GENERATOR

54

Rs 50

Ş

R<sub>S</sub> 50

Ş

4.5pF

5105

Figure 1. Test Setup for Delay Measurement

FET PROBE

4.5pF

FET PROBE

TC140505

Product Specification

NE/SA/SE5105/A

#### March 1, 1988

### Precision High-Speed Comparator With Latch

# DC ELECTRICAL CHARACTERISTICS $V_{CC} = +5V$ , $V_{EE} = -5V$ , $T_A = 25^{\circ}C$ ; $V_{+ IN} = V_{-IN} = 0V$ and Latch Enable grounded, unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	5105A			5105			
			Min	Тур	Max	Min	Тур	Max	UNU
V <sub>OS</sub>	Input offset voltage	$\begin{aligned} R_{S} &= 25\Omega, \ V_{CM} = 0V \\ R_{S} &= 25\Omega, \ V_{CM} = \pm 3V \end{aligned}$		100 140	250 400			600 750	μ٧
l <sub>os</sub>	Input offset current	$V_{LATCH} = V_{CC}$		3	20			40	nA
I <sub>B</sub>	Input bias current	VLATCH = VCC		400	1200			1400	nA
A <sub>VO</sub>	Voltage gain <sup>1</sup>		18	26		18	26		V/mV
CMVR	Input voltage range		± 3	± 3.3		± 3	± 3.3		v
CMRR	Common mode rejection ratio	$V_{CM} = \pm 3V$	86	99		84			dB
PSRR	Power supply rejection ratio	$V_{CC}/V_{EE} = \pm 4.5V$ to $\pm 5.5V$ $V_{CC} = +5V$ and $V_{FF} = -4.5V$ to $-15V$	78 86	94 104		78 84			dB dB
V <sub>OH</sub>	Output high voltage	$V_{IN} \ge 10 \text{mV}, \  _{OH} = 0 \mu \text{A}$ $V_{IN} \ge 10 \text{mV}, \  _{OH} = 400 \mu \text{A}$	2.4 2.4	2.8 2.6		2.4 2.4	2.8 2.6		v v
VOL	Output low voltage	$V_{IN} \leq 10 mV$ , $I_{OL} = 0 \mu A$ $V_{IN} \leq 10 mV$ , $I_{OL} = 16 mA$		0.2 0.3	0.4 0.4		0.2 0.3	0.4 0.4	v v
Icc	Positive supply current	$V_{O} \leq 0.4V$ , $I_{O} = 0\mu A$		11	14			16	mA
IEE	Negative supply current	$V_{O} \leq 0.4V$ , $I_{O} = 0\mu A$		9	12			14	mA
PD	Power dissipation			100	130			150	mΨ
V <sub>LH</sub>	Logic 1 at latch input		2			2			V
V <sub>LL</sub>	Logic 0 at latch input				0.8			0.8	V
	Latch input current Logic 1 Logic 0	V <sub>LATCH</sub> = 3V V <sub>LATCH</sub> = 0.8V		4	20 5		4	20 5	μΑ μΑ
R <sub>IN</sub>	Differential input resistance			1000			1000		MΩ

5-264

NOTE:

1. Guaranteed by design.

NE/SA/SE5105/A

### NE/SA/SE5105/A

### DC ELECTRICAL CHARACTERISTICS $V_{CC} = +5V$ , $V_{EE} = -5V$ ; $-55^{\circ}C \le T_A \le +125^{\circ}C$ for SE5105A/5105; $-40^{\circ}C \le T_A \le +85^{\circ}C$ for SA5105A/5105; and, $0^{\circ}C \le T_A \le +70^{\circ}C$ for NE5105A/5105. $V_{+1N} = V_{-1N} = 0V$ and Latch Enable grounded, unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS		5105 <b>A</b>			5105		
			Min	Тур	Max	Min	Тур	Max	UNIT
V <sub>OS</sub>	Input offset voltage			0.25 0.3	0.6 0.75			1 1.2	mV
TC V <sub>OS</sub>	Input offset voltage drift	V <sub>CM</sub> = 0V		1.5	7.5			10	μV/°C
los	Input offset current	$V_{LATCH} = V_{CC}$		4	25			60	nA
IB	Input bias current	VLATCH = VCC		0.5	1.5			1.8	μA
Avo	Voltage gain <sup>1</sup>		16	23		16	23		V/mV
CMVR	input voltage range		± 3	± 3.2		± 3	± 3.2		v
CMRR	Common mode rejection ratio	V <sub>CM</sub> = ± 3V	83	93		80			dB
PSRR	Power supply rejection ratio	$V_{CC}/V_{EE} = \pm 4.5V$ to $\pm 5.5V$ $V_{CC} = +5V$ and	75	94		72			dB
V <sub>OH</sub>	Output high voltage	$V_{EE} = -4.3 V 10 = 13V$ $V_{IN} \ge 10 mV, I_{OH} = 0 \mu A$ $V_{IN} \ge 10 mV, I_{OH} = 320 \mu A$	2.4 2.4			2.4 2.4			V V V
V <sub>OL</sub>	Output low voltage <sup>2</sup>	$V_{IN} \leqslant 10mV$ , $I_{OL} = 9.6mA$ $V_{IN} \leqslant 10mV$ , $I_{OL} = 12.8mA$		0.28 0.35	0.4 0.45		0.28 0.35	0.4 0.45	V V
lcc	Positive supply current	$V_{O} < 0.4V, I_{O} = 0\mu A$		15	19			22	mA
IEE	Negative supply current	$V_0 \leq 0.4V$ , $I_0 = 0\mu A$		12	17			20	mA
PD	Power dissipation		-	135	180			210	mW
V <sub>LH</sub>	Logic 1 at latch input		2			2			v
V <sub>LL</sub>	Logic 0 at latch input				0.8			0.8	v
եր հե	Latch input current Logic 1 Logic 0	V <sub>LATCH</sub> = 3V V <sub>LATCH</sub> = 0.8V		6 1	20 10		6 1	20 10	μΑ μΑ
R <sub>IN</sub>	Differential input resistance		1	1000			1000		MΩ

NOTES:

1. Guaranteed by design.

2.  $V_{OL} = 0.45V$  max at  $T_A \le -40^{\circ}$ C and  $I_{OL} = 12.8$ mA.

### AC ELECTRICAL CHARACTERISTICS $V_{CC} = +5V$ ; $V_{EE} = -5V$ ; $T_A = 25^{\circ}C$ and Latch Enable grounded, unless otherwise noted.

SYMBOL	PARAMETER		5			
		TEST CONDITIONS	Min	Тур	Max	UNIT
t <sub>PD+</sub>	Input to output high propagation delay <sup>1, 2</sup>	$V_{OD} = 1.2mV$ $V_{OD} = 5mV$		36 32	50	ns ns
t <sub>PD-</sub>	Input to output low propagation delay <sup>1, 2</sup>	$V_{OD} = 1.2mV$ $V_{OD} = 5mV$		34 32	50	ns ns
t <sub>LPD</sub>	Latch disable time <sup>1, 2</sup>			25	38	ns

NOTES:

1. Guaranteed by design.

2. Times are for 100mV step inputs. See Timing Diagrams, Figures 3 and 4.

### NE/SA/SE5105/A

### AC ELECTRICAL CHARACTERISTICS $V_{CC} = +5V$ ; $V_{EE} = -5V$ ; $-55^{\circ}C \le T_A \le +125^{\circ}C$ for SE5105A/5105; $-40^{\circ}C \le T_A \le +85^{\circ}C$ for SA5105/5105A, and, $0^{\circ}C \le T_A \le +70^{\circ}C$ for NE5105A/5105 Latch Enable grounded, unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITION	5			
			Min	Тур	Max	UNIT
t <sub>PD+</sub>	Input to output high propagation delay <sup>1, 2</sup>	$V_{OD} = 1.2mV$ $V_{OD} = 5mV$		50 45		ns ns
t <sub>PD-</sub>	Input to output low propagation delay <sup>1, 2</sup>	$V_{OD} = 1.2mV$ $V_{OD} = 5mV$		43 40		ns ns
t <sub>LPD</sub>	Latch disable time <sup>1, 2</sup>			34		ns

NOTES:

1. Guaranteed by design.

2. Times are for 100mV step inputs. See Timing Diagrams, Figures 3 and 4.

#### SYMBOLS AND DEFINITIONS

#### Common-Mode Rejection Ratio (CMRR)

The ratio of the change in common-mode voltage to the corresponding change in V<sub>OS</sub>. CMRR is expressed in dB, CMRR = 20 log  $(\Delta CMV/\Delta V_{OS})$ .

#### Differential Input Resistance (RIN)

Resistance looking into either input terminal with the other referred to a specified voltage.

#### Input Bias Current (IBIAS)

The current into either input terminal with both inputs referred to a specified voltage.

#### Input Offset Current (Ios)

The difference between the two input bias currents with both inputs referred to a specified voltage

#### input Offset Voltage (Vos)

The minimum potential difference required between the input terminals to force the output to a specified voltage.

#### Input Offset Voltage Drift (TCVos)

The ratio of the change in  $V_{OS}$  to the change in temperature as that temperature deviates from a +25°C ambient.

## Input to Output Propagation Delay (tpD+ and tpD-)

The propagation delay measured from the time the input signal crosses  $V_{OS}$  to the 50% transition point of the output signal. Delay is measured with a specified input step size  $(V_{1N})$  and overdrive  $(V_{OD})$ .

#### Input Voltage Range (CMVR)

The range of common-mode voltage at the input for which operation within specifications is guaranteed.

#### Latch Disable Propagation Delay (t<sub>LPD</sub>)

The propagation delay measured between the 50% transition points of the LATCH ENABLE signal falling edge and the output signal transition point.

#### Latch Hold Time (t<sub>H</sub>)

The minimum time after the positive transition of the LATCH ENABLE signal that the input signal must remain unchanged in order to be acquired and held at the output. Hold time is measured from the 50% transition point of the LATCH ENABLE signal to the point where comparator input signal crosses  $V_{OS}$ .

#### Latch Pulse Width (tw)

The minimum time that the LATCH ENABLE signal must be low in order to acquire and subsequently hold the input signal change. Pulse width is measured between the 50% transition points of the falling and rising edges of the latch pulse.

#### Latch Setup Time (ts)

The minimum time before the positive transition of the LATCH ENABLE signal that an input signal change must be present in order to be acquired and held at the output. Setup time is measured from the point the input signal crosses  $V_{OS}$  to the 50% transition point of the LATCH ENABLE signal.

#### Output High Current (IOH)

The current that the comparator output can source at a specified output voltage and input overdrive.

#### Output High Voltage (VOH)

The high output voltage with a specified source current and input overdrive.

#### Output Low Voltage (VOL)

The low output voltage with a specified sink current and input overdrive.

#### Output Sink Current (I<sub>OL</sub>)

The current that the comparator output can sink at a specified output voltage and input overdrive.

#### Overdrive (VOD)

The applied input differential voltage in excess of input offset voltage (V<sub>OS</sub>).

#### Power Supply Rejection Ratio (PSRR)

The ratio of the change in input offset voltage to the specified change in power supply voltage.

#### Voltage Gain (Av)

The ratio of the change in output voltage (over a specified range) to the change in differential input voltage.

### APPLYING THE NE/SA/SE5105/A

#### PC Board Layout

As with any high-speed circuit, layout of the PC board becomes critical for optimum performance. The supplies should be bypassed with good high frequency capacitors mounted as close to the IC as possible. A combination of high frequency ceramic and tantalum capacitors provide adequate suppression of transients on the supply lines. Since the comparator is an uncompensated amplifier with high gain, even a small amount of feedback from the output to the input can cause oscillation. A poor layout of the PC board not only increases the uncertainty region (due to oscillation) of the comparator. but also introduces hysteresis. Use of ground planes is essential since ground planes not only minimize inductance, but also reduce stray feedback capacitances by referring them to ground. Separate analog and digital ground planes should be used; the inputs are referred to the analog ground while the supplies and output are referred to the digital ground (Pin 1). Furthermore, the analog and digital ground planes should only meet at one point. Comparator output and input pins should be isolated from each other along with the traces from the respective pins. Stray capacitance from the IC pins to ground can be minimized by keeping the lead lengths and traces as short as possible.

NE/SA/SE5105/A

### Precision High-Speed Comparator With Latch

#### TYPICAL PERFORMANCE CHARACTERISTICS



5-267

### NE/SA/SE5105/A



#### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)