

Linear Products

DESCRIPTION

The PNA7509 is a monolithic NMOS 7-bit analog-to-digital converter designed for video applications. The device converts the analog input signal into 7-bit binary coded digital words at a sampling rate of 22MHz.


The circuit comprises 129 comparators, a reference resistor chain, combining logic, transcoder stages, and TTL output buffers which are positive edge-triggered and can be switched into 3-State mode. The digital output is selectable in two's complement or binary coding.

The use of separate outputs for overflow and underflow detection facilitates full-scale driving.


FEATURES

- 7-bit resolution
- 22MHz clock frequency
- No external sample and hold required
- High input impedance
- Binary or two's complement 3-State TTL outputs
- Overflow and underflow 3-State TTL outputs
- Low reference current (250 μ A typ.)
- Positive supply voltages (+5V, +10V)
- Low power consumption (400mW typ.)
- Available in SO package

BLOCK DIAGRAM



PIN CONFIGURATION



APPLICATIONS

- High-speed A/D conversion
- Video signal digitizing
- Radar pulse analysis
- High energy physics research
- Transient signal analysis

7-Bit Analog-to-Digital Converter

PNA7509**ORDERING INFORMATION**

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
24-Pin Plastic DIP (SOT-101A)	0 to +70°C	PNA7509N
24-Pin Plastic SO (SOT-101)	0 to +70°C	PNA7509D

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{DD}	Supply voltage range (Pins 3, 12, 23)	7	V
V _{DD}	Supply voltage range (Pin 24)	12	V
V _{IN}	Input voltage range	7	V
I _{OUT}	Output current	5	mA
P _D	Power dissipation	1	W
T _{STG}	Storage temperature range	-65 to +150	°C
T _A	Operating ambient temperature range	0 to +70	°C

7-Bit Analog-to-Digital Converter

PNA7509

DC ELECTRICAL CHARACTERISTICS $V_{DD} = V_{3, 12, 23-13} = 4.5$ to $5.5V$; $V_{DD} = V_{24-2} = 9.5$ to $10.5V$; $C_{BB} = 100nF$; $T_A = 0$ to $+70^{\circ}C$, unless otherwise specified.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
Supply					
V _{DD}	Supply voltage (Pins 3, 12, 23)	4.5		5.5	V
V _{DD}	Supply voltage (Pin 24)	9.5		10.5	V
I _{DD}	Supply current (Pins 3, 12, 23)		51	85	mA
I _{DD}	Supply current (Pin 24)		11	18	mA
Reference voltages					
V _{REFL}	Reference voltage Low (Pin 20)	2.4	2.5	2.6	V
V _{REFH}	Reference voltage High (Pin 4)	5.0	5.1	5.2	V
I _{REF}	Reference current	150		450	μA
Inputs					
V _{IL}	Clock input (Pin 14)				
V _{IH}	Input voltage Low	−0.3		0.8	V
	Input voltage High	3.0		5.5	V
	Digital input levels (Pins 5, 18, 21)*				
V _{IL}	Input voltage Low	0		0.8	V
V _{IH}	Input voltage High	2.0		5.5	V
−I ₅	Input current at V ₅ = 0V; V ₁₃ = GND	15		70	μA
I ₁₈	at V ₁₈ = 5V; V ₁₃ = GND	15		70	μA
−I ₂₁	Input leakage current at V ₂₁ = 0V; V ₁₃ = GND	25		120	μA
I _{LI}	Input leakage current (except Pins 5, 18, 21) Analog Input levels (Pin 1) at V _{REFL} = 2.5V; V _{REFH} = 5.1V			10	μA
V _{IN P-P}	Input voltage amplitude (peak-to-peak value)		2.6		V
V _{IN}	Input voltage (underflow)		2.5		V
V _{IN}	Input voltage (overflow)		5.1		V
V _I − V _{REFL}	Offset input voltage (underflow)		10		mV
V _I − V _{REFH}	Offset input voltage (overflow)		−10		mV
C _{1, 2}	Input capacitance			60	pF
Outputs					
	Digital voltage outputs (Pins 6 to 11 and 15 to 17)				
V _{OL}	Output voltage Low at I _O = 2mA	0		−0.4	V
V _{OH}	Output voltage High at −I _O = 0.5mA	2.4		5.5	V

*When Pin 5 is Low, binary coding is selected.

When Pin 5 is High, two's complement is selected.

If Pins 5, 18 and 21 are open-circuit, Pins 5, 21 are High and Pin 18 is Low.

For output coding, see Table 1; for mode selection, see Table 2.

7-Bit Analog-to-Digital Converter

PNA7509

AC ELECTRICAL CHARACTERISTICS $V_{DD} = V_{3, 12, 23-13} = 4.5$ to $5.5V$; $V_{DD} = V_{24-2} = 9.5$ to $10.5V$; $V_{REFL} = 2.5V$;
 $V_{REFH} = 5.1V$; $f_{CLK} = 22MHz$; $C_{BB} = 100nF$; $T_A = 0$ to $+70^\circ C$, unless otherwise specified.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
Timing (see also Figure 1)					
f _{CLK} t _{LOW} t _{HIGH}	Clock input (Pin 14) clock frequency clock cycle time Low clock cycle time High	1 20 20	25	22	MHz ns ns
t _R t _F	Input rise and fall times ¹ rise time fall time			3 3	ns ns
BW dG dp P _E S/N f ₀ f _{2, 3} f _{4 – 7}	Analog input ¹ Bandwidth (– 3 dB) Differential gain at f _i = ≤ 4.5MHz ² Differential phase at f _i = ≤ 4.5MHz ² Phase error at f _i = ≤ 4.5MHz ³ Signal-to-noise ratio (non-harmonic noise) Peak error Harmonics (full-scale) Fundamental 2nd and 3rd harmonics 4th + 5th + 6th + 7th harmonics	11	20 ± 3 ± 1 10 – 40 – 31 – 39	 ± 5 ± 2.5 ± 12 – 36 3 0 – 28 – 35	MHz % deg deg dB LSB dB dB dB
t _{HOLD} t _D t _{CY}	Digital outputs ^{2, 4} Output hold time Output delay time C _L = 15pF Output delay time C _L = 50pF Internal delay	6	 3	 38 48	ns ns ns clocks
t _{DT} C _{OL} INL DNL	3-State delay time (see Figure 2) Capacitive output load Transfer function Non-linearity at f _i = 1.1kHz integral differential	0	 ± ¼ ± ⅓	25 15 ± ½ ± ½	ns pF LSB LSB

NOTES:

1. Clock input rise and fall times are at the maximum clock frequency (10% and 90% levels).
2. Low frequency sine wave (peak-to-peak value of the analog input voltage at $V_{IN} = 1.8V$) amplitude modulated with a sine wave voltage ($V_{IN} = 0.7V$) at $f_i = 5MHz$.
3. Sine wave voltage with increasing amplitude at $f_i = 5MHz$ (minimum amplitude $V_{IN} = 0.25V$; maximum amplitude $V_{IN} = 2.5V$).
4. The timing values of the digital output Pins 6 to 11 and 15 to 17 are measured with the clock input reference level at 1.5V.

7-Bit Analog-to-Digital Converter



PNA7509

Table 1. Output Coding ($V_{REFL} = 2.5V$; $V_{REFH} = 5.1V$)

STEP	$V_{1,2}$ (Typ)	UNFL	OVFL	BINARY Bit 6 - Bit 0	TWO's COMPLEMENT Bit 6 - Bit 0
Underflow	< 2.51	1	0	0 0 0 0 0 0 0	1 0 0 0 0 0 0
0	2.51	0	0	0 0 0 0 0 0 0	1 0 0 0 0 0 0
1	2.53	0	0	0 0 0 0 0 0 1	1 0 0 0 0 0 1
*	*	*	*	* * * * *	* * * * *
*	*	*	*	* * * * *	* * * * *
*	*	*	*	* * * * *	* * * * *
126	5.03	0	0	1 1 1 1 1 1 0	0 1 1 1 1 1 0
127	5.05	0	0	1 1 1 1 1 1 1	0 1 1 1 1 1 1
Overflow	≥ 5.07	0	1	1 1 1 1 1 1 1	0 1 1 1 1 1 1

Table 2. Mode Selection

CE1	CE2	BIT 0 to BIT 6	UNFL, OVFL
X	0	High-impedance	High-impedance
0	1	Active	Active
1	1	High-impedance	Active



7-Bit Analog-to-Digital Converter

PNA7509

APPLICATION INFORMATION

The minimum and maximum values provided in the data sheet are guaranteed over the whole voltage and temperature range. This note gives additional information to the data sheet where the typical values indicate the behavior under nominal conditions; $V_{DD5} = 5V$, $V_{DD10} = 10V$, $T_A = 22^\circ C$.

SYMBOL	PARAMETER	TYP	UNIT
I_{DD5}	Supply current (Pins 3, 12, 23)	51	mA
I_{DD10}	Supply current (Pin 24)	11	mA
f_{CLK}	Maximum clock frequency	25	MHz
B	Bandwidth ($\sim 3dB$)	20	MHz
P_D	Total power dissipation	365	mW
	Peak error (non-harmonic noise)	1.5	LSB
$f_{2,3}$ f_{4-7}	Suppression of harmonics sum of: $f_{2nd} + f_{3rd}$ $f_{4th} + f_{5th} + f_{6th} + f_{7th}$	31 39	dB dB
INL DNL	Non-linearity integral differential	$\pm 1/4$ $\pm 1/3$	LSB LSB
D_G	Differential gain	± 3	%
D_P	Differential phase	± 1	%
P_e	Large-signal phase error	10	deg
S/N	Signal-to-noise ratio (non-harmonic noise)	-40	dB

NOTE:

1. Typical values are measured on sample base.

Application Recommendation

- Spikes at the 10V supply input have to be avoided (e.g., overshoots during switching). Even a spike duration of less than $1\mu s$ can destroy the device.

Test Philosophy

Figure 3 is a block diagram showing analog-to-digital testing with a phase-locked signal source. The signal generator provides a 5MHz sine wave for the device under test (except for the linearity test). The 22MHz clock input is provided by the clock generator.

The phase relationship between signal and clock generator is shifted by 100ps each signal period to provide an effective clock rate of 10GHz for analysis.

Most calculations are carried out in the spectral domain using Fast Fourier Transformation (FFT) and the inverse FFT to return to time domain.

The successive processing completes the specific measurement (Figures 4, 5, 6, and 7).

The non-linearities of the converter, integral (INL) and differential (DNL), are measured


using a low frequency ramp signal. Within a general uncertain range of conversion between two steps, the output signal of the converter randomly switches.

After low-pass filtering, the different step width is used for calculating the line of least squares to obtain integral non-linearity.

To calculate differential non-linearity, a counter is used to count the frequency of each step. A histogram is calculated from the counter result to provide the basis for further computation (Figure 6).


7-Bit Analog-to-Digital Converter

PNA7509



AF053305

Figure 3. Analog-to-Digital Converter Testing with Phase-Locked Signal Source





AF053405

Where: FFT = Fast Fourier Transformation.
IFFT = Inverse Fast Fourier Transformation.

Figure 4. Sine Wave Test; Non-Harmonic Noise and Peak Error

7-Bit Analog-to-Digital Converter

PNA7509



7-Bit Analog-to-Digital Converter

PNA7509

