



PCM61P

# **Serial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER**

### **FEATURES**


- 18-BIT MONOLITHIC AUDIO D/A CONVERTER
- LOW MAX THD + N: -92dB Without **External Adjust**
- 100% PIN COMPATIBLE WITH INDUSTRY STD 16-BIT PCM56P
- GLITCH FREE OUTPUT OF ±3V OR ±1mA
- CAPABLE OF 8X OVERSAMPLING RATE
- IN V<sub>OUT</sub> MODE

  COMPLETE WITH INTERNAL REFERENCE AND OUTPUT OP AMP
- RELIABLE PLASTIC 16-PIN DIP PACKAGE

### **DESCRIPTION**

The PCM61P is an 18-bit totally pin compatible performance replacement for the popular 16-bit PCM56P. With the addition of two extra bits, lower max THD + N (-92dB; PCM61P-K) can be achieved in audio applications already using the PCM56P. The PCM61P is complete with internal reference and output op amp and requires no external parts to function as an 18-bit DAC. The PCM61P is capable of an 8-times oversampling rate (single channel) and meets all of its specifications without an external output deglitcher.

The PCM61P comes in a small, reliable 16-pin plastic DIP package that has passed operating life tests under simultaneous high temperature, high humidity and high pressure testing.



nternational Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bhd. • Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

## ELECTRICAL

All specifications at 25°C, and + $V_{cc} = +5V$  unless otherwise noted.

		P	CM61P/P, J/P	, к	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUTION				18	Bits
DYNAMIC RANGE			108		dB
DIGITAL INPUT Logic Family		TTI	01400 0		
Logic Level: V		+2	CMOS Comp	+V <sub>cc</sub>	V
V <sub>IL</sub>	V 0.7V	0		+0.8	V
l <sub>et</sub>	$V_{p_1} = +2.7V$ $V_{g_1} = +0.4V$			+1 ⊸50	μ <b>Α</b> μ <b>Α</b>
Data Format Input Clock Frequency	~	Serial BTC <sup>(1)</sup>		16.9	MHz
DYNAMIC CHARACTERISTICS				10.3	WI IZ
Total Harmonic Distortion + N(2) PCM61P	Without MSB Adjustments			İ	
1 = 991Hz (0dB) <sup>(3)</sup> f = 991Hz (-20dB)	f <sub>s</sub> = 176.4kHz <sup>(4)</sup> f <sub>s</sub> = 176.4kHz		-88 -74	–82 –68	dB dB
f = 991Hz (-60dB)	1 <sub>s</sub> = 170.4kHz 1 <sub>s</sub> = 176.4kHz		-34	-28	dB
PCM61P-J					45
f = 991Hz (0dB) f = 991Hz (-20dB)	f <sub>s</sub> = 176.4kHz f <sub>s</sub> = 176.4kHz		-94 -76	−88 <i>−</i> 74	dB dB
f = 991Hz (-60dB)	f <sub>s</sub> = 176.4kHz		-36	-34	dB
PCM61P-K 1 = 991Hz (0dB)	$f_s = 176.4$ kHz		-98	92	dB
1 = 991 Hz (-20dB)	$f_{s} = 176.4 \text{kHz}$		-80	-74	dB
f = 991Hz (-60dB)	f <sub>s</sub> = 176.4kHz		<del>-4</del> 0	-34	₫B
IDLE CHANNEL SNR	20Hz to 20kHz at BPZ <sup>(5)</sup>		112		dB
TRANSFER CHARACTERISTICS ACCURACY					
Gain Error			±2		%
Bipolar Zero Error Differential Linearity Error			±30 ±0.001		mV
Total Drift <sup>(6)</sup>	0°C to 70°C	1	±0.001		% ppm of FSR/°C
Bipolar Zero Drift	0°C to 70°C		±4		ppm of FSR/°C
Warm-up Time		1			Minute
MONOTONICITY			16		Bits
ANALOG OUTPUT Voltage: Output Range			±3		V
Output Current		±8	13		mA
Output Impedance			0.1		Ω
Current: Output Range Output Impedance	±30% ±30%		±1 1.2		mA kΩ
SETTLING TIME	To ±0.006% of FSR				
Voltage: 6V Step 1 LSB			1.5 1.0		με
Slew Rate			1.0 12		μs V/μs
Current: 1mA Step	$10\Omega$ to $100\Omega$ Load		250		ns
1mA Step Glitch Energy	1kΩ Load Meets all THD +	N specs without	350 external deal	itchina	ns
POWER SUPPLY REQUIREMENTS(7)	Woods dir 11 is 1				
±V <sub>cc</sub> Supply Voltage		±4.75	±5	±13.2	V
Supply Current: + cc	+V <sub>cc</sub> = +5V		+10	+17	mA
+  <sub>oc</sub> -  <sub>cc</sub>	$+V_{cc} = +12V$ $-V_{cc} = -5V$		+12 -25	-35	mA mA
-I <sub>cc</sub>	$-V_{cc} = -12V$ $\pm V_{cc} = \pm 5V$		-27		mA
Power Dissipation	$\pm V_{cc} = \pm 5V$ $\pm V_{cc} = \pm 12V$		175 475	260	mW mW
TEMPERATURE RANGE					
Specification		0		+70	°C
Operating Storage		–30 60		+70 +100	ာ့ ပိ
NOTES: (1) Binary Two's Complement coding. (2)					

8.2

DIGITAL AUDIO PRODUCTS-D/A

# For Immediate Assistance, Contact Your Local Salesperson

### PIN ASSIGNMENTS

THE ACCOUNT OF THE PROPERTY OF				
FUNCTION	DESCRIPTION			
-V <sub>s</sub>	Analog Negative Supply			
LOG COM	Logic Common			
+V,	Logic Positive Supply			
NC	No Connection			
CLK	Clock Input			
LE	Latch Enable Input			
DATA	Serial Data Input			
-V,	Logic Negative Supply			
Vour	Voltage Output			
RF	Feedback Resistance			
SJ	Summing Junction			
ANA COM	Analog Common			
I <sub>OUT</sub>	Current Output			
MSB ADJ	MSB Adjustment Terminal			
TRIM	MSB Trim-pot Terminal			
+V <sub>8</sub>	Analog Positive Supply			
	LOG COM  +V, NC CLK LE DATA -V, Volt RF SJ ANA COM LOG MSB ADJ			

### **ABSOLUTE MAXIMUM RATINGS**


DC Supply Voltages	±16VDC
Input Logic Voltage	
Power Dissipation	
Operating Temperature Range	25°C to +70°C
Storage Temperature Range	60°C to +100°C
Lead Temperature (soldering, 10s)	+300°C

### PACKAGE INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
PCM61P-P	16-Pin Plastic DIP	180
PCM61P-J	16-Pin Plastic DIP	180
PCM61P-K	16-Pin Plastic DIP	180

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

# CONNECTION DIAGRAM




adjusted to zero using the ext	ernal circuit shown	in Figure 4.

DIGITAL INPUT	ANALOG OUTPUT			
Binary Two's Complement (BTC)	DAC Output	Voltage (V) V <sub>our</sub> Mode	Current (mA)	
1FFFF Hex 00000 Hex 3FFFF Hex 20000 Hex	+FS BPZ BPZ - 1LSB -FS	-0.99999237 0.00000000 +0.00000763 +1.00000000	+2.99997711 0.00000000 -0.00002289 -3.00000000	

TABLE I. PCM61P Input/Output Relationships.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





NOTES: (1) If clock is stopped between input of 18-bit data words, latch enable (LE) must remain low until after the first clock of the next 18-bit data word stream.

(2) Data format is binary two's complement (BTC). Individual data bits are clocked in on the corresponding positive clock edge. (3) Latch enable (LE) must remain low at least one clock cycle after going negative.

#### FIGURE 1. PCM61P Timing Diagram.




FIGURE 2. PCM61P Setup and Hold Timing Diagram.

#### **MAXIMUM CLOCK RATE**

The maximum clock rate of 16.9MHz for the PCM61P is derived by multiplying the standard audio sample rate of 44.1kHz times sixteen (16 x oversampling) times the standard audio word bit length of 24 (44.1kHz  $\times$  16  $\times$  24 = 16.9MHz). Note that this clock rate accommodates a 24-bit word length, even though only 18 bits are actually being used.




FIGURE 3. MSB Adjust Circuit.

#### MSB ERROR ADJUSTMENT PROCEDURE (OPTIONAL)

The MSB error of the PCM61P can be adjusted to make the differential linearity error (DLE) at BPZ essentially zero. This is important when the signal output levels are very low, because zero crossing noise (DLE at BPZ) becomes very significant when compared to the small code changes occurring in the LSB portion of the converter.

To statically adjust DLE at BPZ, refer to the circuit shown in Figure 3 or the PCM61P connection diagram.

Differential linearity error at bipolar zero and THD are guaranteed to meet data sheet specifications without any external adjustment. However, a provision has been made for an optional adjustment of the MSB linearity point, which makes it possible to eliminate DLE error at BPZ. Two procedures are given to allow either static or dynamic adjustment. The dynamic procedure is preferred because of the difficulty associated with the static method (accurately measuring 16bit LSB steps).

After allowing ample warm-up time (5-10 minutes) to assure stable operation of the PCM61P, select input code 3FFFF hexadecimal (all bits on except the MSB). Measure the output voltage using a 6-1/2 digit voltmeter and record it. Change the digital input code to 00000 hexadecimal (all bits off except the MSB). Adjust the  $100k\Omega$  potentiometer to make the output read  $22.9\mu V$  more than the voltage reading of the previous code (a 1LSB step =  $22.9\mu$ V). A much simpler method is to dynamically adjust the DLE at BPZ. Assuming the device has been installed in a digital audio application circuit, send the appropriate digital input to produce a -60dB level sinusoidal output, then adjust the  $100k\Omega$  potentiometer until a minimum level of distortion is observed.

8.2.73