Signetics

Linear Products

DESCRIPTION

The PCF8574 is a single-chip silicon gate CMOS circuit. It provides remote I/O expansion for the MAB8400 and PCF8500 microcomputer families via the two-line serial bidirectional bus (I^2C). It can also interface microcomputers without a serial interface to the I^2C bus (as a slave function only). The device consists of an 8-bit quasi-bidirectional port and an I^2C interface.

The PCF8574 has low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line (INT) which is connected to the interrupt logic of the microcomputer on the l^2C bus. By sending an interrupt signal on this line, the remote I/O can inform the microcomputer if there is incoming data on its ports without having to communicate via the l^2C bus. This means that the PCF8574 can remain a simple slave device.


PCF8574 8-Bit Remote I/O Expander

Product Specification

FEATURES

- Operating supply voltage: 2.5V to 6V
- Low standby current consumption: max. 10μA
- Bidirectional expander
- Open-drain interrupt output
- 8-bit remote I/O port for the I²C bus
- Peripheral for the MAB8400 and PCF8500 microcomputer families
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 possible with mask option)

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
16-Pin Plastic DIP (SOT-38)	-40°C to +85°C	PCF8574PN
16-Pin Plastic SO package (SO16L; SOT-162A)	-40°C to +85°C	PCF8574TD


ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT	
V _{DD}	Supply voltage range	-0.5 to +7	V	
Vi	Input voltage range (any pin)	$V_{SS} = 0.5$ to $V_{DD} = 0.5$	v	
±կ	DC current into any input	20	mA	
± Io	DC current into any output	25	mA	
± IDD; Iss	V _{DD} or V _{SS} current	100	mA	
PTOT	Total power dissipation	400	mW	
Po	Power dissipation per output	100	mW	
T _{STG}	Storage temperature range	-65 to +150	°C	
TA	Operating ambient temperature range	-40 to +85	°C	

PCF8574

BLOCK DIAGRAM





PCF8574

DC ELECTRICAL CHARACTERISTICS v_{DD} = 2.5 to 6V; v_{SS} = 0V; T_A = -40°C to +85°C, unless otherwise specified.

SYMBOL	PARAMETER	LIMITS			UNIT	
STMBUL		Min	Тур	Max	UNIT	
Supply (Pir	16)					
V _{DD}	Supply voltage	2.5		6	v	
	Supply current at V _{DD} = 6V; no load, inputs at V _{DD} , V _{SS} operating standby			100 10	μΑ μΑ	
VREF	Power-on reset voltage level ¹		1.3	2.4	v	
Input SCL;	Input/output SDA (Pins 14; 15)					
VIL	Input voltage LOW	-0.5V		0.3V _{DD}	v	
VIH	Input voltage HIGH	0.7V _{DD}		V _{DD} + 0.5	v	
lol	Output current LOW at V _{OL} = 0.4V	3			mA	
	Input/output leakage current			100	nA	
fSCL	Clock frequency (See Figure 6)			100	kHz	
ts	Tolerable spike width at SCL and SDA input	-		100	ns	
CI	Input capacitance (SCL, SDA) at VI = VSS	-		7	pF	
I/O ports	(Pins 4 to 7; 9 to 12)					
VIL	Input voltage LOW	-0.5V		0.3V _{DD}	v	
VIH	Input voltage HIGH	0.7V _{DD}		V _{DD} + 0.5V	v	
±IIHL	Maximum allowed input current through protection diode at $V_1 \geqslant V_{DD}$ or $ \leqslant V_{SS}$			400	μA	
IOL	Output current LOW at V _{OL} = 1V; V _{DD} = 2.5V	5			mA	
-I _{OH}	Output current HIGH at V _{OH} = V _{SS} (current source only)	30	100	300	μA	
-l _{OH} t	Transient pull-up current HIGH during acknowledge (see Figure 14) at V _{OH} = V _{SS}		0.5		mA	
CI/O	Input/output capacitance		-	10	pF	
Port timing	; $C_L \le 100 pF$ (see Figures 10 and 11)					
t _{PV}	Output data valid			4	μs	
tps	Input data setup	0			μs	
t _{PH}	Input data hold	4			μs	
Interrupt II	VT (Pin 13)					
lol	Output current LOW at V _{OL} = 0.4V	1.6			mA	
IIOH	Output current HIGH at V _{OH} = V _{DD}			100	nA	
INT timing	CL ≤ 100pF (see Figure 11)					
tı∨ tıR	Input data valid Reset delay			4 4	μs µs	
Select inpu	Its A0, A1, A2 (Pins 1 to 3)					
VIH	Input voltage LOW	-0.5V		0.3V _{DD}	v	
V _{IH}	Input voltage HIGH	0.7V _{DD}		V _{DD} + 0.5V	v	
الرا	Input leakage current at VI = VDD or VSS			100	nA	

NOTE:

1. The power-on reset circuit resets the I²C bus logic with $V_{DD} < V_{REF}$ and sets all ports to logic 1 (input mode with current source to V_{DD}).

December 2, 1986

8-Bit Remote I/O Expander


CHARACTERISTICS OF THE I²C BUS

The ${}^{12}C$ bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a

serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

Bit Transfer


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line at this time will be interpreted as control signals.



Start and Stop Conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the


clock is HIGH is defined as the stop condition (P).



System Configuration

A device generating a message is a "transmitter"; a device receiving a message is the $^{\prime\prime}\mbox{receiver}^{\prime\prime}\mbox{.}$ The device that controls the message is the $^{\prime\prime}\mbox{master}^{\prime\prime}\mbox{ and the devices which}$

are controlled by the master are the ''slaves''.




PCF8574

PCF8574

Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledge has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge. Related clock pulse, setup and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Timing Specifications


Within the i^{2} C bus specifications a highspeed mode and a low-speed mode are defined. The PCF8574 operates in both modes and the timing requirements are as follows:

High-Speed Mode

Masters generate a bus clock with a maximum frequency of 100kHz. Detailed timing is shown in Figure 6.




PCF8574




Low-Speed Mode

Masters generate a bus clock with a maximum frequency of 2kHz; a minimum LOW period of $105\mu s$ and a minimum HIGH period of $365\mu s$. The mark-to-space ratio is 1:3 LOW-to-HIGH. Detailed timing is shown in Figure 8.



PCF8574





FUNCTIONAL DESCRIPTION


Addressing (See Figures 10 and 11)

Each bit of the PCF8574 I/O port can be independently used as an input or an output.

Input data is transferred from the port to the microcomputer by the READ mode. Output data is transmitted to the port by the WRITE mode.







Product Specification

Interrupt (See Figures 12 and 13)

The PCF8574 provides an open-drain output (INT) which can be fed to a corresponding input of the microcomputer. This gives these chips a type of master function which can initiate an action elsewhere in the system.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time tiv the signal INT is valid.

Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt. Resetting occurs as follows:


- In the READ mode at the acknowledge bit after the rising edge of the SCL signal.
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal.

Each change of the ports after the resettings will be detected and after the next rising clock edge, will be transmitted as INT.

Reading from or writing to another device does not affect the interrupt circuit.

Quasi-Bidirectional I/O Ports (See Figure 14)

A quasi-bidirectional port can be used as an input or output without the use of a control




VoD

Figure 13. Interrupt Generated by a Change of Input to Port P5

signal for data direction. The bit designated as an input must first be loaded with a logic 1. In this mode only a current source to V_{DD} is active. An additional strong pull-up to VDD allows fast rising edges into heavily loaded

outputs. These devices turn on when an output changes from LOW-to-HIGH, and are switched off by the negative edge of SCL. SCL should not remain HIGH when a shortcircuit to Vss is allowed (input mode).

WF186105



PCF8574